module.v

来自「openaccess与verilog互相转化时所用的源代码」· Verilog 代码 · 共 7 行

// Test whether we can handle the module, endmodule keywords
// This is a "heartbeat" test.  If we fail this, we'll fail everything.

module top();
endmodule