📄 def55_error.def
字号:
+ PROPERTY realprop 1.1 + PROPERTY intrangeprop 25 + PROPERTY realrangeprop 25.25 ;- I1 A + PROPERTY strprop "aString" + PROPERTY intprop 1 + PROPERTY realprop 1.1 + PROPERTY intrangeprop 25 + PROPERTY realrangeprop 25.25 ;END PINPROPERTIES################################################################################ BLOCKAGES numBlockages ; # - { LAYER layerName # [+ COMPONENT compName # |+ SLOTS # |+ FILLS # | + PUSHDOWN ] # | PLACEMENT # [ + COMPONENT compName # | + PUSHDOWN ] # } # RECT pt pt # [RECT pt pt ] ... ; # ... # END BLOCKAGES###############################################################################BLOCKAGES 8 ; - LAYER M1 RECT ( 60 70 ) ( 80 90 ) ; - LAYER M2 + COMPONENT I1 RECT ( 100 110 ) ( 120 130 ) ; - LAYER M2 + SLOTS RECT ( 10 20 ) ( 40 50 ) ; - LAYER M1 + FILLS RECT ( -10 20 ) ( 30 40 ) ; - LAYER M1 + PUSHDOWN RECT ( 50 30 ) ( 55 40 ) ; - PLACEMENT RECT ( -15 0 ) ( 0 20 ) RECT ( -15 20 ) ( 30 40 ) RECT ( 30 5 ) ( 50 40 ) RECT ( -10 -15 ) ( 50 0 ) ; #floating - PLACEMENT + COMPONENT I1 RECT ( -10 0 ) ( 0 20 ) RECT ( -10 20 ) ( 30 40 ) RECT ( 30 0 ) ( 50 40 ) RECT ( -10 -5 ) ( 50 0 ) ; #coordinate are absolute - PLACEMENT + PUSHDOWN RECT ( -5 0 ) ( 0 20 ) RECT ( -5 20 ) ( 30 40 ) RECT ( 30 0 ) ( 25 40 ) RECT ( -5 0 ) ( 50 10 ) ; #coordinate are absoluteEND BLOCKAGES################################################################################ SPECIALNETS numNets ; # [- netName [(compNameRegExpr pinName[+ SYNTHESIZED])]... # [+ WIDTH layerName width]... # [+ VOLTAGE mvolts] # [+ SOURCE {NETLIST | DIST | USER | TIMING}] # [+ FIXEDBUMP ] # [+ ORIGINAL netName] # [+ USE # { SIGNAL | POWER | GROUND | CLOCK # | SCAN | RESET | TIEOFF | ANALOG }] # [+PATTERN # {STEINER | BALANCED | TRUNK}] # [+ ESTCAP wireCapacitance] # [+ WEIGHT weight] # [+ PROPERTY {propName propVal}...]...;]... # [+ {ROUTED | FIXED | COVER} layerName width # [+ SHAPE {RING | STRIPE | FOLLOWPIN | IOWIRE # | COREWIRE | BLOCKWIRE | FILLWIRE # | PADRING | BLOCKRING | BLOCKAGEWIRE}] # (x y) [ (x *) | (* y) | viaName ]... # [ NEW layerName width # [+ SHAPE {RING | STRIPE | FOLLOWPIN | IOWIRE | COREWIRE # | BLOCKWIRE | FILLWIRE # | PADRING | BLOCKRING | BLOCKAGEWIRE}] # (x y) [ (x *) | (* y) | # viaName [ DO numX by numY STEP stepX stepY] ]...]...] # [+ SHIELD shieldedNetName layerName width # [+ SHAPE {RING | STRIPE | FOLLOWPIN | IOWIRE # | COREWIRE | BLOCKWIRE | FILLWIRE # | PADRING | BLOCKRING | BLOCKAGEWIRE}] # (x y) [ (x *) | (* y) | viaName ]... # [NEW layerName width # [+ SHAPE {RING | STRIPE | FOLLOWPIN | IOWIRE # | COREWIRE | BLOCKWIRE | FILLWIRE | BLOCKAGEWIRE}] # (x y) [ (x *) | (* y) | # viaName [ DO numX by numY STEP stepX stepY] ]...]...]... # ;]... # END SPECIALNETS###############################################################################SPECIALNETS 2 ;- SN1 ( I1 Z ) ( I2 Z ) ( I3 Z ) ( * Z ) + WIDTH M1 200 + WIDTH M2 300 + VOLTAGE 3200 + SOURCE NETLIST + FIXEDBUMP + ORIGINAL VDD + USE SIGNAL + PATTERN STEINER + ESTCAP 1500000 + WEIGHT 30 + PROPERTY strprop "aString" + PROPERTY intprop 1 + PROPERTY realprop 1.1 + PROPERTY intrangeprop 25 + PROPERTY realrangeprop 25.25 + ROUTED M1 120 + SHAPE RING ( 14000 341440 ) ( 9600 * ) ( * 282400 ) M1_M2 DO 2 BY 2 STEP 200 200 ( 2400 * ) NEW M1 120 + SHAPE STRIPE ( 2400 282400 ) ( 240 * ) M1_M2 NEW M1 120 + SHAPE FOLLOWPIN ( 2500 282400 ) ( 250 * ) VIAGEN12_1 NEW M1 120 + SHAPE IOWIRE ( 2600 282400 ) ( 260 * ) VIAGEN12_2 NEW M1 120 + SHAPE COREWIRE ( 2700 282400 ) ( 270 * ) NEW M1 120 + SHAPE BLOCKWIRE ( 2800 282400 ) ( 280 * ) NEW M1 120 + SHAPE FILLWIRE ( 2900 282400 ) ( 290 * ) NEW M1 120 + SHAPE BLOCKAGEWIRE ( 2000 282400 ) ( 200 * ) NEW M1 120 + SHAPE BLOCKRING ( 2100 282400 ) ( 210 * ) NEW M1 120 + SHAPE PADRING ( 2200 282400 ) ( 220 * ) NEW M1 200 ( 3000 3000 ) TURNM1_1 # entire route should be skipped NEW M2 200 ( 3100 3100 ) ( 3200 3100 ) TURNM2_1 # turn via should be skipped NEW M2 200 ( 3300 3300 ) ( 3400 3300 ) TURNM2_1 ( 3400 3600 ) # turn via should be skipped NEW M2 200 ( 400 400 ) M1_M2 ( * * ) # case : pt via ( * * ) NEW M2 200 ( 500 500 ) M1_M2 ( * * ) M1_M2 # case : pt via ( * * ) via NEW M2 200 ( 700 700 ) M1_M2 ( * * ) ( * 800 ) # case : pt via ( * * ) pt + COVER M1 100 ( 100 100 ) ( 100 200 ) + FIXED M1 100 ( 200 200 ) ( 300 200 ) + ROUTED M1 120 + SHAPE DRCFILL ( 8000 8000 ) ( 8000 8200 ) ( 8400 8200 )# + SHIELD N1 M2 90 ( 14100 340440 ) ( 8160 * ) M2_TURN ( * 301600 ) M1_M2 ( 2400 * ) + SHIELD N1 M2 90 ( 14100 340440 ) ( 8160 * ) M1_M2 ( * 301600 ) M1_M2 ( 2400 * ) ;- VDD + VOLTAGE 5000 ;END SPECIALNETS################################################################################ NETS numNets ; # [- { netName [( {compName | PIN} pinName # [+ SYNTHESIZED])]... # | MUSTJOIN (compName pinName) } # [+ SHIELDNET shieldNetName ] ... # [+ NOSHIELD lastSegment ] ... # [+ VPIN vpinName [LAYER layerName] pt pt # [ { PLACED | FIXED | COVER } pt orient ] ]... # [+ SUBNET subnetName # [( {compName | PIN} pinName)| (VPIN vpinName)]... # [NONDEFAULTRULE rulename] # [regularWiring]] # [+ XTALK num] # [+ NONDEFAULTRULE ruleName] # [+ regularWiring]... # [+ SOURCE {NETLIST | DIST | USER | TEST | TIMING}] # [+ FIXEDBUMP ]# [+ FREQUENCY freq ]# [+ ORIGINAL netName] # [+ USE # { SIGNAL | POWER | GROUND | CLOCK # | SCAN | RESET | TIEOFF | ANALOG}] # [+ PATTERN # {STEINER | BALANCED }] # [+ ESTCAP wireCapacitance] # [+ WEIGHT weight] # [+ PROPERTY {propName propVal}...]...; # ]... # END NETS # # regularWiring = # {ROUTED | FIXED | COVER} # layerName [TAPER | TAPERRULE rulename] ( x y [value] ) # [( x * [value] ) | ( * y [value] ) | ( * * [value] ) | viaName]... # [NEW layerName [TAPER | TAPERRULE rulename] ( x y [value]) # [( x * [value]) | ( * y [value]) | ( * * [value] ) | viaName]...]... ###############################################################################NETS 6 ;- N1 ( I1 A ) ( PIN P0 ) + SHIELDNET SN1 + NOSHIELD M2 ( 14100 341440 ) ( 14000 * ) + VPIN N1_VP0 LAYER M3 ( -333 -333 ) ( 333 333 ) PLACED ( 189560 27300 ) N + VPIN N1_VP1 LAYER M3 ( -333 -333 ) ( 333 333 ) PLACED ( 189560 27300 ) S + VPIN N1_VP2 LAYER M3 ( -333 -333 ) ( 333 333 ) PLACED ( 189560 27300 ) E + VPIN N1_VP3 LAYER M3 ( -333 -333 ) ( 333 333 ) PLACED ( 189560 27300 ) W + VPIN N1_VP4 LAYER M3 ( -333 -333 ) ( 333 333 ) PLACED ( 189560 27300 ) FN + VPIN N1_VP5 LAYER M3 ( -333 -333 ) ( 333 333 ) PLACED ( 189560 27300 ) FS + VPIN N1_VP6 LAYER M3 ( -333 -333 ) ( 333 333 ) PLACED ( 189560 27300 ) FE + VPIN N1_VP7 LAYER M3 ( -333 -333 ) ( 333 333 ) PLACED ( 189560 27300 ) FW + VPIN N1_VP8 ( -333 -333 ) ( 333 333 ) + SUBNET N1_SUB0 ( I2 A ) ( PIN P1 ) ( VPIN N1_VP9 ) NONDEFAULTRULE RULE1 ROUTED M1 ( 168280 63300 700 ) ( * 64500 ) M1_M2 ( 169400 * 800 ) M2_M3 + XTALK 2 + NONDEFAULTRULE RULE1 + ROUTED M2 ( 14000 341440 ) ( 9600 * ) ( * 282400 ) nd1VIA12 ( 2400 * ) NEW M1 TAPER ( 2400 282400 ) ( 240 * ) + SOURCE NETLIST + FIXEDBUMP + FREQUENCY 100 + ORIGINAL N2 + USE SIGNAL + PATTERN STEINER + ESTCAP 1500000 + WEIGHT 100 + PROPERTY strprop "aString" + PROPERTY intprop 1 + PROPERTY realprop 1.1 + PROPERTY intrangeprop 25 + PROPERTY realrangeprop 25.25 ;- N2 ( I3 A ) ( PIN P2 ) + FIXED M2 ( 14000 341440 ) ( 9600 * ) ( * 282400 ) M1_M2 ( 2400 * ) NEW M1 TAPERRULE RULE1 ( 2400 282400 ) ( 240 * ) + SOURCE DIST + PATTERN BALANCED ;- N3 ( I4 A ) ( PIN P3 ) + COVER M2 ( 14000 341440 ) ( 9600 * ) ( * 282400 ) M1_M2 ( 2400 * ) NEW M1 ( 2400 282400 ) ( 240 * ) NEW M2 ( 400 400 ) M1_M2 ( * * ) # case : pt via ( * * ) NEW M2 ( 500 500 ) M1_M2 ( * * ) M1_M2 # case : pt via ( * * ) via NEW M2 ( 600 600 10 ) M1_M2 ( * * 30 ) # case : pt via ( * * ext ) NEW M2 ( 700 700 ) M1_M2 ( * * ) ( * 800 ) # case : pt via ( * * ) pt + SOURCE USER ;- N4 ( I5 A ) ( PIN P4 ) + SOURCE TEST ;- N5 ( I6 A ) ( PIN P5 ) + SOURCE TIMING ;- SCAN ( scancell1 PA10 + SYNTHESIZED ) ( scancell2 PA2 + SYNTHESIZED ) + SOURCE TEST ;- MUSTJOIN ( I7 A ) ;END NETS################################################################################ SCANCHAINS numScanChains ; # [- chainName # [+ COMMONSCANPINS [(IN pin)][(OUT pin)]] # [+ START {fixedInComp | PIN} [outPin] ] # {+ FLOATING {floatingComp [(IN pin)] [(OUT pin)]}...} # [+ ORDERED # {fixedComp [(IN pin)] [(OUT pin)] # fixedComp [(IN pin)] [(OUT pin)]} # [fixedComp [(IN pin)] [(OUT pin)]] ...}] # [+ STOP {fixedOutComp | PIN} [inPin] ] # ;] # ... # END SCANCHAINS###############################################################################SCANCHAINS 1 ;- the_chain + PARTITION clock1 MAXBITS 256 # DEF5.5 + COMMONSCANPINS ( IN PA1 ) ( OUT PA2 ) + START PIN scanpin + STOP I1 A + ORDERED scancell1 ( IN PA2 ) scancell2 ( OUT PA10 ) ( BITS 4 ) + FLOATING scancell3 ( IN PA2 ) scancell4 ( OUT PA10 ) ( BITS 4 ) ;END SCANCHAINS################################################################################ GROUPS numGroups ; # [- groupName compNameRegExpr... # [+ SOFT # [MAXHALFPERIMETER value] # [MAXX value][MAXY value]] # [+ REGION {pt pt | regionName} ] # [+ PROPERTY {propName propVal}...]...;]... # END GROUPS###############################################################################GROUPS 2 ;- group1 I1 I2 + SOFT MAXHALFPERIMETER 4000 MAXX 100000 MAXY 100000 + REGION region1 + PROPERTY strprop "aString" + PROPERTY intprop 1 + PROPERTY realprop 1.1 + PROPERTY intrangeprop 25 + PROPERTY realrangeprop 25.25 ;- group2 I3 + SOFT MAXHALFPERIMETER 4000 ;- region1 I9 ;END GROUPS################################################################################ SLOTS numSlots ; # - { LAYER layerName # RECT pt pt # [RECT pt pt] ... ; # } # ... # END SLOTS###############################################################################SLOTS 3 ; - LAYER M1 RECT ( 3 3 ) ( 6 8 ) ; - LAYER M2 RECT ( 3 3 ) ( 6 8 ) ; - LAYER M3 RECT ( 3 3 ) ( 6 8 ) ;END SLOTS ################################################################################ FILLS numFills ; # - { LAYER layerName # RECT pt pt # [RECT pt pt] ... ; # } # ... # END FILLS###############################################################################FILLS 3 ; - LAYER M1 RECT ( 0 2 ) ( 1 10 ) ; - LAYER M2 RECT ( 0 2 ) ( 1 10 ) ; - LAYER M3 RECT ( 0 2 ) ( 1 10 ) ; END FILLS ################################################################################ BEGINEXT "tag" # extensionText # ENDEXT ###############################################################################BEGINEXT "tag"- OTTER furry + PROPERTY arrg later ;- SEAL cousin to WALRUS ;ENDEXTEND DESIGN
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -