⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 pstxprt.dat

📁 fpga-sdram开发板-sch,本原理图是xilinx公司s3系列开发板的sdram
💻 DAT
📖 第 1 页 / 共 5 页
字号:
SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4560398@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4560398@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C174 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4719915@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4719915@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C175 'CAPACITOR NON-POL_0_DISCRETE__2':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4562214@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4562214@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C177 'CAPACITOR NON-POL_0_DISCRETE__2':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4561260@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4561260@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C178 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4150475@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4150475@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C180 'CAPACITOR NON-POL_0_DISCRETE__2':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4560306@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4560306@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C181 'CAPACITOR NON-POL_0_DISCRETE__2':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4563168@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4563168@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C182 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4720283@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4720283@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C183 'CAPACITOR NON-POL_0_DISCRETE__3':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4545929@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4545929@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C186 'CAPACITOR NON-POL_0_DISCRETE__5':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4619968@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4619968@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C187 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4149537@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4149537@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C19 'CAPACITOR NON-POL_0_DISCRETE__3':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4547619@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4547619@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C191 'CAPACITOR POL_0_DISCRETE_C7343_':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4121779@V2P_QDR.CAPACITOR POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4121779@v2p_qdr.\capacitor pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C192 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4110462@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4110462@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C195 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4118169@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4118169@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C199 'CAPACITOR POL_0_DISCRETE_C7343_':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I3808007@V2P_QDR.CAPACITOR POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i3808007@v2p_qdr.\capacitor pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C2 'CAPACITOR NON-POL_0_DISCRETE__3':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4547547@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4547547@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C20 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4162066@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4162066@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C200 'CAPACITOR NON-POL_0_DISCRETE__6':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4580719@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4580719@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C201 'CAPACITOR POL_0_DISCRETE_C7343_':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4536811@V2P_QDR.CAPACITOR POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4536811@v2p_qdr.\capacitor pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C202 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4624230@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4624230@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C203 'CAPACITOR NON-POL_0_DISCRETE__5':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4581981@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4581981@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C204 'CAPACITOR NON-POL_0_DISCRETE__5':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4582027@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4582027@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C207 'CAPACITOR NON-POL_0_DISCRETE__5':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4582071@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4582071@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C21 'CAPACITOR NON-POL_0_DISCRETE__2':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I3833574@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i3833574@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C213 'CAPACITOR NON-POL_0_DISCRETE__5':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4620108@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4620108@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C219 'CAPACITOR POL_0_DISCRETE_C7343_':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4641935@V2P_QDR.CAPACITOR POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4641935@v2p_qdr.\capacitor pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C221 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I3808781@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i3808781@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C222 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I3808805@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i3808805@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C223 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I3808829@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i3808829@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C225 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I3808853@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i3808853@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C226 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I3808877@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i3808877@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C227 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I3808901@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i3808901@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C228 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I3808925@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i3808925@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C229 'CAPACITOR NON-POL_0_DISCRETE_C0':;SECTION_NUMBER 1 '@SPARTAN3_DDR1.SCHEMATIC1(SCH_1):POWER_IF@SPARTAN3_DDR1.POWER_IF(SCH_1):I4117966@V2P_QDR.CAPACITOR NON-POL_0.NORMAL(CHIPS)': C_PATH='@spartan3_ddr1.schematic1(sch_1):power_if@spartan3_ddr1.power_if(sch_1):i4117966@v2p_qdr.\capacitor non-pol_0.normal\(chips)', PRIM_FILE='.\pstchip.dat', SECTION='';PART_NAME C23 'CAPACITOR NON-POL_0_DISCRETE__5':;

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -