yellowstone.h

Universal Bootloader which support OMAP2420.

/*
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

/************************************************************************
 * yellowstone.h - configuration for YELLOWSTONE board
 ***********************************************************************/
#ifndef __CONFIG_H
#define __CONFIG_H

/*-----------------------------------------------------------------------
 * High Level Configuration Options
 *----------------------------------------------------------------------*/
#define CONFIG_YELLOWSTONE			1	/* Board is BAMBOO	     */
#define CONFIG_440GR				1	/* Specific PPC440GR support */

#define CONFIG_4xx					1	/* ... PPC4xx family	*/
#define CONFIG_BOARD_EARLY_INIT_F	1   /* Call board_early_init_f	*/
#undef	CFG_DRAM_TEST					/* disable - takes long time! */
#define CONFIG_SYS_CLK_FREQ	66666666    /* external freq to pll	*/

/*-----------------------------------------------------------------------
 * Base addresses -- Note these are effective addresses where the
 * actual resources get mapped (not physical addresses)
 *----------------------------------------------------------------------*/
#define CFG_SDRAM_BASE	    0x00000000	    /* _must_ be 0		    */
#define CFG_FLASH_BASE	    0xf0000000	    /* start of FLASH		*/
#define CFG_MONITOR_BASE    TEXT_BASE	    /* start of monitor		*/
#define CFG_PCI_MEMBASE	    0xa0000000	    /* mapped pci memory	*/
#define CFG_PCI_MEMBASE1    CFG_PCI_MEMBASE  + 0x10000000
#define CFG_PCI_MEMBASE2    CFG_PCI_MEMBASE1 + 0x10000000
#define CFG_PCI_MEMBASE3    CFG_PCI_MEMBASE2 + 0x10000000


/*Don't change either of these*/
#define CFG_PERIPHERAL_BASE 0xef600000	    /* internal peripherals	*/
#define CFG_PCI_BASE	    0xe0000000	    /* internal PCI regs	*/
/*Don't change either of these*/

#define CFG_USB_DEVICE 0x50000000
#define CFG_NVRAM_BASE_ADDR 0x80000000
#define CFG_BCSR_BASE	    (CFG_NVRAM_BASE_ADDR | 0x2000)

/*-----------------------------------------------------------------------
 * Initial RAM & stack pointer (placed in SDRAM)
 *----------------------------------------------------------------------*/
#define CFG_INIT_RAM_ADDR	  0xf0000000		/* DCache */
#define CFG_INIT_RAM_END	0x2000
#define CFG_GBL_DATA_SIZE	256			/* num bytes initial data	*/
#define CFG_GBL_DATA_OFFSET	(CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
#define CFG_INIT_SP_OFFSET	CFG_GBL_DATA_OFFSET

#define CFG_MONITOR_LEN	    (256 * 1024)    /* Reserve 256 kB for Mon	*/
#define CFG_MALLOC_LEN	    (128 * 1024)    /* Reserve 128 kB for malloc*/
#define CFG_KBYTES_SDRAM	( 128 * 1024)	/* 128MB		     */
#define CFG_SDRAM_BANKS	    (2)
/*-----------------------------------------------------------------------
 * Serial Port
 *----------------------------------------------------------------------*/
#undef	CONFIG_SERIAL_SOFTWARE_FIFO
#define CFG_EXT_SERIAL_CLOCK	11059200 /* use external 11.059MHz clk	*/
#define CONFIG_BAUDRATE			9600
#define CONFIG_SERIAL_MULTI   1
/*define this if you want console on UART1*/
#undef CONFIG_UART1_CONSOLE

#define CFG_BAUDRATE_TABLE  \
    {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}

/*-----------------------------------------------------------------------
 * NVRAM/RTC
 *
 * NOTE: The RTC registers are located at 0x7FFF0 - 0x7FFFF
 * The DS1558 code assumes this condition
 *
 *----------------------------------------------------------------------*/
#define CFG_NVRAM_SIZE	    (0x2000 - 0x10) /* NVRAM size(8k)- RTC regs */
#define CONFIG_RTC_DS1556	1			 /* DS1556 RTC		*/

/*-----------------------------------------------------------------------
 * FLASH related
 *----------------------------------------------------------------------*/
#define CFG_MAX_FLASH_BANKS	1		    /* number of banks	    */
#define CFG_MAX_FLASH_SECT	256		    /* sectors per device   */

#undef	CFG_FLASH_CHECKSUM
#define CFG_FLASH_ERASE_TOUT	120000	/* Timeout for Flash Erase (in ms)	*/
#define CFG_FLASH_WRITE_TOUT	120000	    /* Timeout for Flash Write (in ms)	*/

/*-----------------------------------------------------------------------
 * DDR SDRAM
 *----------------------------------------------------------------------*/
#undef CONFIG_SPD_EEPROM	       /* Don't use SPD EEPROM for setup    */

/*-----------------------------------------------------------------------
 * I2C
 *----------------------------------------------------------------------*/
#define CONFIG_HARD_I2C		1	    /* I2C with hardware support	*/
#undef	CONFIG_SOFT_I2C			    /* I2C bit-banged		*/
#define CFG_I2C_SPEED		400000	/* I2C speed and slave address	*/
#define CFG_I2C_SLAVE		0x7F


/*-----------------------------------------------------------------------
 * Environment
 *----------------------------------------------------------------------*/
#undef	CFG_ENV_IS_IN_NVRAM		    /*No NVRAM on board*/
#undef	CFG_ENV_IS_IN_FLASH		    /* ... not in flash		*/
#define CFG_ENV_IS_IN_EEPROM 1

/* Define to allow the user to overwrite serial and ethaddr */
#define CONFIG_ENV_OVERWRITE

#define CFG_I2C_MULTI_EEPROMS
#define CFG_ENV_SIZE		0x200	    /* Size of Environment vars */
#define CFG_ENV_OFFSET		0x0
#define CFG_I2C_EEPROM_ADDR	(0xa8>>1)
#define CFG_I2C_EEPROM_ADDR_LEN 1
#define CFG_EEPROM_PAGE_WRITE_ENABLE
#define CFG_EEPROM_PAGE_WRITE_BITS 3
#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10

#define CONFIG_BOOTCOMMAND	"bootm 0xfe000000"    /* autoboot command */
#define CONFIG_BOOTDELAY	3		    /* disable autoboot */

#define CONFIG_LOADS_ECHO		1	/* echo on for serial download	*/
#define CFG_LOADS_BAUD_CHANGE	1	/* allow baudrate change	*/

#define CONFIG_MII			1	/* MII PHY management		*/
#define CONFIG_NET_MULTI    1	/* required for netconsole  */
#define CONFIG_PHY1_ADDR    3
#define CONFIG_HAS_ETH1		1	/* add support for "eth1addr"	*/
#define CONFIG_PHY_ADDR		1	/* PHY address, See schematics	*/
#define CONFIG_NETMASK		255.255.255.0
#define CONFIG_IPADDR		10.0.4.251
#define CONFIG_ETHADDR		00:10:EC:00:12:34
#define CONFIG_ETH1ADDR		00:10:EC:00:12:35

#define CFG_RX_ETH_BUFFER	32	  /* Number of ethernet rx buffers & descriptors */
#define CONFIG_SERVERIP		10.0.4.115

/* Partitions */
#define CONFIG_MAC_PARTITION
#define CONFIG_DOS_PARTITION
#define CONFIG_ISO_PARTITION

#ifdef CONFIG_440EP
/* USB */
#define CONFIG_USB_OHCI
#define CONFIG_USB_STORAGE

/*Comment this out to enable USB 1.1 device*/
#define USB_2_0_DEVICE
#endif /*CONFIG_440EP*/

#ifdef DEBUG
#define CONFIG_PANIC_HANG
#else
#define CONFIG_HW_WATCHDOG			/* watchdog */
#endif

#ifdef CONFIG_440EP
	/* Need to define POST */
#define CONFIG_COMMANDS	       ((CONFIG_CMD_DFL | \
			CFG_CMD_DATE	|   \
			CFG_CMD_DHCP	|   \
			CFG_CMD_DIAG	|   \
			CFG_CMD_ECHO	|   \
			CFG_CMD_EEPROM	|   \
			CFG_CMD_ELF	|   \
    /*	    CFG_CMD_EXT2    |*/ \
	/*		CFG_CMD_FAT		|*/	\
			CFG_CMD_I2C	|	\
	/*		CFG_CMD_IDE		|*/	\
			CFG_CMD_IRQ	|	\
    /*		CFG_CMD_KGDB	|*/	\
			CFG_CMD_MII	|   \
			CFG_CMD_PCI		|	\
			CFG_CMD_PING	|	\
			CFG_CMD_REGINFO |	\
			CFG_CMD_SDRAM	|   \
			CFG_CMD_FLASH	|   \
	/*		CFG_CMD_SPI		|*/	\
			CFG_CMD_USB	|	\
			0 ) & ~CFG_CMD_IMLS)
#else
#define CONFIG_COMMANDS	       ((CONFIG_CMD_DFL | \
			CFG_CMD_DATE	|   \
			CFG_CMD_DHCP	|   \
			CFG_CMD_DIAG	|   \
			CFG_CMD_ECHO	|   \
			CFG_CMD_EEPROM	|   \
			CFG_CMD_ELF	|   \
    /*	    CFG_CMD_EXT2    |*/ \
	/*		CFG_CMD_FAT		|*/	\
			CFG_CMD_I2C	|	\
	/*		CFG_CMD_IDE		|*/	\
			CFG_CMD_IRQ	|	\
    /*		CFG_CMD_KGDB	|*/	\
			CFG_CMD_MII	|   \
			CFG_CMD_PCI		|	\
			CFG_CMD_PING	|	\
			CFG_CMD_REGINFO |	\
			CFG_CMD_SDRAM	|   \
			CFG_CMD_FLASH	|   \
	/*		CFG_CMD_SPI		|*/	\
			0 ) & ~CFG_CMD_IMLS)
#endif

/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
#include <cmd_confdefs.h>

/*
 * Miscellaneous configurable options
 */
#define CFG_LONGHELP			/* undef to save memory		*/
#define CFG_PROMPT	"=> "		/* Monitor Command Prompt	*/
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
#define CFG_CBSIZE	1024		/* Console I/O Buffer Size	*/
#else
#define CFG_CBSIZE	256		/* Console I/O Buffer Size	*/
#endif
#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
#define CFG_MAXARGS	16		/* max number of command args	*/
#define CFG_BARGSIZE	CFG_CBSIZE	/* Boot Argument Buffer Size	*/

#define CFG_MEMTEST_START	0x0400000	/* memtest works on	*/
#define CFG_MEMTEST_END		0x0C00000	/* 4 ... 12 MB in DRAM	*/

#define CFG_LOAD_ADDR		0x100000	/* default load address */
#define CFG_EXTBDINFO		    1	/* To use extended board_into (bd_t) */
#define CONFIG_LYNXKDI		1   /* support kdi files */

#define CFG_HZ		1000		/* decrementer freq: 1 ms ticks */

/*-----------------------------------------------------------------------
 * PCI stuff
 *-----------------------------------------------------------------------
 */
/* General PCI */
#define CONFIG_PCI				    /* include pci support		*/
#undef	CONFIG_PCI_PNP				/* do (not) pci plug-and-play	      */
#define CONFIG_PCI_SCAN_SHOW		/* show pci devices on startup	*/
#define CFG_PCI_TARGBASE    0x80000000	/* PCIaddr mapped to CFG_PCI_MEMBASE */

/* Board-specific PCI */
#define CFG_PCI_PRE_INIT		/* enable board pci_pre_init()	*/
#define CFG_PCI_TARGET_INIT
#define CFG_PCI_MASTER_INIT

#define CFG_PCI_SUBSYS_VENDORID 0x1014	/* IBM */
#define CFG_PCI_SUBSYS_ID 0xcafe	/* Whatever */

/*
 * For booting Linux, the board info and command line data
 * have to be in the first 8 MB of memory, since this is
 * the maximum mapped by the Linux kernel during initialization.
 */
#define CFG_BOOTMAPSZ		(8 << 20)	/* Initial Memory map for Linux */
/*-----------------------------------------------------------------------
 * Cache Configuration
 */
#define CFG_DCACHE_SIZE		8192	/* For IBM 405 CPUs			*/
#define CFG_CACHELINE_SIZE	32	/* ...			*/
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
#define CFG_CACHELINE_SHIFT	5	/* log base 2 of the above value	*/
#endif

/*
 * Internal Definitions
 *
 * Boot Flags
 */
#define BOOTFLAG_COLD	0x01		/* Normal Power-On: Boot from FLASH	*/
#define BOOTFLAG_WARM	0x02		/* Software reboot			*/

#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
#define CONFIG_KGDB_BAUDRATE	230400	/* speed to run kgdb serial port */
#define CONFIG_KGDB_SER_INDEX	2	/* which serial port to use */
#endif
#endif	/* __CONFIG_H */