⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 me_fast_search4_kc.uc

📁 H.264完整的C语言代码和DCT的代码
💻 UC
📖 第 1 页 / 共 5 页
字号:
    U7:IN:1 = B:9 VAR: hw_const#8 DATATYPE: ANYINT,
    B:8 = RF:2:OUT:0:REG:0 VAR: hw_const#0 DATATYPE: ANYINT,
    U7:IN:0 = B:8 VAR: hw_const#0 DATATYPE: ANYINT,
    B:27 = U7:OUT:0 INSTR_LOG:1|margin#||0 VAR: margin DATATYPE: INT,
    RF:5:IN:0:REG:2 = B:27 STAGE:-1 VAR: margin DATATYPE: INT,
    RF:6:IN:0:REG:1 = B:27 STAGE:-1 VAR: margin DATATYPE: INT,
    RF:11:IN:0:REG:2 = B:27 STAGE:-1 VAR: margin DATATYPE: INT,
    RF:3:IN:0:REG:1 = B:27 STAGE:-1 VAR: margin DATATYPE: INT,
    B:12 = RF:3:OUT:0:REG:1 VAR: const#-256 DATATYPE: ANYINT,
    U0:IN:0 = B:12 VAR: const#-256 DATATYPE: ANYINT,
    B:29 = U0:OUT:0 INSTR_LOG:1|const#255#||0 VAR: const#255 DATATYPE: ANYINT,
    RF:9:IN:0:REG:5 = B:29 STAGE:-1 VAR: const#255 DATATYPE: ANYINT,
    RF:10:IN:0:REG:1 = B:29 STAGE:-1 VAR: const#255 DATATYPE: ANYINT,
    RF:8:IN:0:REG:7 = B:29 STAGE:-1 VAR: const#255 DATATYPE: ANYINT,
    //  IN:ADDER_2: ( const#-24 ) = AND( const#-17 == UNITRF_0_4[2], const#-8 == UNITRF_1_3[3] )
    // OUT:ADDER_2: AND => ( const#-24 == UNITRF_1_1[2] )
    //  IN:MULTIPLIER_0: ( const#1 ) = SELECT( hw_const#0 == CCRF_0[0], hw_const#1 == MULRF_1_0[0] )
    // OUT:MULTIPLIER_0: SELECT => ( const#1 == UNITRF_0_3[3] )
    //  IN:COMM_SCHED_0: ( margin ) = COMMUCDATA( hw_const#8 == PERMRF_0[0], hw_const#0 == UNITRF_0_1[0], uc_margin == UCRF_0[1] )
    // OUT:COMM_SCHED_0: COMMUCDATA => ( margin == UNITRF_0_4[2], margin == UNITRF_1_0[1], margin == MULRF_0_1[2], margin == UNITRF_0_2[1] )
    //  IN:ADDER_0: ( const#255 ) = NOT( const#-256 == UNITRF_0_2[1] )
    // OUT:ADDER_0: NOT => ( const#255 == UNITRF_1_3[5], const#255 == MULRF_0_0[1], const#255 == UNITRF_1_2[7] )
    DEAD_REGS: {  };
instr: 8
    MC: OP: NONE LINE:-1 UCRF_RD:2,
    U0: OP: SHIFT32 LINE:47 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:47
    U7: OP: COMMUCDATA LINE:41 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:41
    U1: OP: SHIFT32 LINE:-1 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:-1
    B:12 = RF:3:OUT:0:REG:1 VAR: margin DATATYPE: INT,
    U0:IN:0 = B:12 VAR: margin DATATYPE: INT,
    B:13 = RF:7:OUT:0:REG:2 VAR: const#-24 DATATYPE: ANYINT,
    U0:IN:1 = B:13 VAR: const#-24 DATATYPE: ANYINT,
    B:29 = U0:OUT:0 INSTR_LOG:1|tmp#118#||0 VAR: tmp#118 DATATYPE: INT,
    RF:5:IN:0:REG:4 = B:29 STAGE:-1 VAR: tmp#118 DATATYPE: INT,
    B:9 = RF:15:OUT:0:REG:0 VAR: hw_const#8 DATATYPE: ANYINT,
    U7:IN:1 = B:9 VAR: hw_const#8 DATATYPE: ANYINT,
    B:8 = RF:2:OUT:0:REG:0 VAR: hw_const#0 DATATYPE: ANYINT,
    U7:IN:0 = B:8 VAR: hw_const#0 DATATYPE: ANYINT,
    B:27 = U7:OUT:0 INSTR_LOG:1|mblks#||0 VAR: mblks DATATYPE: INT,
    RF:4:IN:0:REG:3 = B:27 STAGE:-1 VAR: mblks DATATYPE: INT,
    RF:3:IN:0:REG:4 = B:27 STAGE:-1 VAR: mblks DATATYPE: INT,
    B:14 = RF:4:OUT:0:REG:3 VAR: const#1 DATATYPE: ANYINT,
    U1:IN:0 = B:14 VAR: const#1 DATATYPE: ANYINT,
    B:15 = RF:8:OUT:0:REG:3 VAR: const#2 DATATYPE: ANYINT,
    U1:IN:1 = B:15 VAR: const#2 DATATYPE: ANYINT,
    B:30 = U1:OUT:0 INSTR_LOG:1|const#4#||0 VAR: const#4 DATATYPE: ANYINT,
    RF:7:IN:0:REG:2 = B:30 STAGE:-1 VAR: const#4 DATATYPE: ANYINT,
    RF:9:IN:0:REG:3 = B:30 STAGE:-1 VAR: const#4 DATATYPE: ANYINT,
    RF:8:IN:0:REG:3 = B:30 STAGE:-1 VAR: const#4 DATATYPE: ANYINT,
    //  IN:ADDER_0: ( tmp#118 ) = SHIFT32( margin == UNITRF_0_2[1], const#-24 == UNITRF_1_1[2] )
    // OUT:ADDER_0: SHIFT32 => ( tmp#118 == UNITRF_0_4[4] )
    //  IN:COMM_SCHED_0: ( mblks ) = COMMUCDATA( hw_const#8 == PERMRF_0[0], hw_const#0 == UNITRF_0_1[0], uc_mblks == UCRF_0[2] )
    // OUT:COMM_SCHED_0: COMMUCDATA => ( mblks == UNITRF_0_3[3], mblks == UNITRF_0_2[4] )
    //  IN:ADDER_1: ( const#4 ) = SHIFT32( const#1 == UNITRF_0_3[3], const#2 == UNITRF_1_2[3] )
    // OUT:ADDER_1: SHIFT32 => ( const#4 == UNITRF_1_1[2], const#4 == UNITRF_1_3[3], const#4 == UNITRF_1_2[3] )
    DEAD_REGS: {  };
instr: 9
    MC: OP: NONE LINE:-1,
    U2: OP: AND LINE:47 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:47
    U1: OP: SHIFT32 LINE:75 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:75
    U7: OP: SELECT LINE:-1 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:-1
    B:16 = RF:5:OUT:0:REG:4 VAR: tmp#118 DATATYPE: INT,
    U2:IN:0 = B:16 VAR: tmp#118 DATATYPE: INT,
    B:17 = RF:9:OUT:0:REG:5 VAR: const#255 DATATYPE: ANYINT,
    U2:IN:1 = B:17 VAR: const#255 DATATYPE: ANYINT,
    B:31 = U2:OUT:0 INSTR_LOG:1|right_margin#||0 VAR: right_margin DATATYPE: INT,
    RF:4:IN:0:REG:3 = B:31 STAGE:-1 VAR: right_margin DATATYPE: INT,
    B:14 = RF:4:OUT:0:REG:3 VAR: mblks DATATYPE: INT,
    U1:IN:0 = B:14 VAR: mblks DATATYPE: INT,
    B:15 = RF:8:OUT:0:REG:3 VAR: const#4 DATATYPE: ANYINT,
    U1:IN:1 = B:15 VAR: const#4 DATATYPE: ANYINT,
    B:30 = U1:OUT:0 INSTR_LOG:1|tmp#127#||0 VAR: tmp#127 DATATYPE: INT,
    RF:8:IN:0:REG:4 = B:30 STAGE:-1 VAR: tmp#127 DATATYPE: INT,
    B:38 = RF:18:OUT:1:REG:0 VAR: hw_const#0 DATATYPE: ANYINT,
    U7:IN:2 = B:38 VAR: hw_const#0 DATATYPE: ANYINT,
    B:9 = RF:15:OUT:0:REG:0 VAR: hw_const#8 DATATYPE: ANYINT,
    U7:IN:1 = B:9 VAR: hw_const#8 DATATYPE: ANYINT,
    B:27 = U7:OUT:0 INSTR_LOG:1|const#8#||0 VAR: const#8 DATATYPE: ANYINT,
    RF:3:IN:0:REG:1 = B:27 STAGE:-1 VAR: const#8 DATATYPE: ANYINT,
    //  IN:ADDER_2: ( right_margin ) = AND( tmp#118 == UNITRF_0_4[4], const#255 == UNITRF_1_3[5] )
    // OUT:ADDER_2: AND => ( right_margin == UNITRF_0_3[3] )
    //  IN:ADDER_1: ( tmp#127 ) = SHIFT32( mblks == UNITRF_0_3[3], const#4 == UNITRF_1_2[3] )
    // OUT:ADDER_1: SHIFT32 => ( tmp#127 == UNITRF_1_2[4] )
    //  IN:COMM_SCHED_0: ( const#8 ) = SELECT( hw_const#0 == CCRF_0[0], hw_const#8 == PERMRF_0[0] )
    // OUT:COMM_SCHED_0: SELECT => ( const#8 == UNITRF_0_2[1] )
    DEAD_REGS: {  };
instr: 10
    MC: OP: NONE LINE:-1,
    U1: OP: IADD32 LINE:75 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:75
    U0: OP: NOT LINE:-1 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:-1
    B:15 = RF:8:OUT:0:REG:4 VAR: tmp#127 DATATYPE: INT,
    U1:IN:1 = B:15 VAR: tmp#127 DATATYPE: INT,
    B:14 = RF:4:OUT:0:REG:3 VAR: right_margin DATATYPE: INT,
    U1:IN:0 = B:14 VAR: right_margin DATATYPE: INT,
    B:12 = RF:3:OUT:0:REG:1 VAR: const#8 DATATYPE: ANYINT,
    U0:IN:0 = B:12 VAR: const#8 DATATYPE: ANYINT,
    B:29 = U0:OUT:0 INSTR_LOG:1|const#-9#||0 VAR: const#-9 DATATYPE: ANYINT,
    RF:8:IN:0:REG:5 = B:29 STAGE:-1 VAR: const#-9 DATATYPE: ANYINT,
    RF:3:IN:0:REG:1 = B:29 STAGE:-1 VAR: const#-9 DATATYPE: ANYINT,
    //  IN:ADDER_1: ( tmp#128 ) = IADD32( tmp#127 == UNITRF_1_2[4], right_margin == UNITRF_0_3[3] )
    //  IN:ADDER_0: ( const#-9 ) = NOT( const#8 == UNITRF_0_2[1] )
    // OUT:ADDER_0: NOT => ( const#-9 == UNITRF_1_2[5], const#-9 == UNITRF_0_2[1] )
    DEAD_REGS: {  };
instr: 11
    MC: OP: NONE LINE:-1,
    U4: OP: NSELECT LINE:-1 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:-1
    U0: OP: AND LINE:-1 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:-1
    U3: OP: NSELECT LINE:-1 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:-1
    U2: OP: OR LINE:-1 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:-1
    B:30 = U1:OUT:0 INSTR_LOG:2|tmp#128#||0 VAR: tmp#128 DATATYPE: INT,
    RF:3:IN:0:REG:1 = B:30 STAGE:-1 VAR: tmp#128 DATATYPE: INT,
    B:44 = RF:18:OUT:7:REG:0 VAR: hw_const#0 DATATYPE: ANYINT,
    U4:IN:2 = B:44 VAR: hw_const#0 DATATYPE: ANYINT,
    B:20 = RF:11:OUT:0:REG:2 VAR: margin DATATYPE: INT,
    U4:IN:0 = B:20 VAR: margin DATATYPE: INT,
    B:35 = U4:OUT:1 INSTR_LOG:1|margin#||1 VAR: margin DATATYPE: INT,
    RF:4:IN:0:REG:3 = B:35 STAGE:-1 VAR: margin DATATYPE: INT,
    B:12 = RF:3:OUT:0:REG:1 VAR: const#-9 DATATYPE: ANYINT,
    U0:IN:0 = B:12 VAR: const#-9 DATATYPE: ANYINT,
    B:13 = RF:7:OUT:0:REG:3 VAR: const#-8 DATATYPE: ANYINT,
    U0:IN:1 = B:13 VAR: const#-8 DATATYPE: ANYINT,
    B:29 = U0:OUT:0 INSTR_LOG:1|const#-16#||0 VAR: const#-16 DATATYPE: ANYINT,
    RF:8:IN:0:REG:4 = B:29 STAGE:-1 VAR: const#-16 DATATYPE: ANYINT,
    RF:11:IN:0:REG:2 = B:29 STAGE:-1 VAR: const#-16 DATATYPE: ANYINT,
    RF:13:IN:0:REG:2 = B:29 STAGE:-1 VAR: const#-16 DATATYPE: ANYINT,
    B:43 = RF:18:OUT:6:REG:0 VAR: hw_const#0 DATATYPE: ANYINT,
    U3:IN:2 = B:43 VAR: hw_const#0 DATATYPE: ANYINT,
    B:18 = RF:10:OUT:0:REG:3 VAR: const#2 DATATYPE: ANYINT,
    U3:IN:0 = B:18 VAR: const#2 DATATYPE: ANYINT,
    B:33 = U3:OUT:1 INSTR_LOG:1|const#2#||1 VAR: const#2 DATATYPE: ANYINT,
    RF:5:IN:0:REG:3 = B:33 STAGE:-1 VAR: const#2 DATATYPE: ANYINT,
    B:17 = RF:9:OUT:0:REG:0 VAR: hw_const#1 DATATYPE: ANYINT,
    U2:IN:1 = B:17 VAR: hw_const#1 DATATYPE: ANYINT,
    B:16 = RF:5:OUT:0:REG:3 VAR: const#8 DATATYPE: ANYINT,
    U2:IN:0 = B:16 VAR: const#8 DATATYPE: ANYINT,
    B:31 = U2:OUT:0 INSTR_LOG:1|const#9#||0 VAR: const#9 DATATYPE: ANYINT,
    RF:9:IN:0:REG:4 = B:31 STAGE:-1 VAR: const#9 DATATYPE: ANYINT,
    // OUT:ADDER_1: IADD32 => ( tmp#128 == UNITRF_0_2[1] )
    //  IN:MULTIPLIER_1: ( margin ) = NSELECT( hw_const#0 == CCRF_0[0], margin == MULRF_0_1[2] )
    // OUT:MULTIPLIER_1: NSELECT => ( margin == UNITRF_0_3[3] )
    //  IN:ADDER_0: ( const#-16 ) = AND( const#-9 == UNITRF_0_2[1], const#-8 == UNITRF_1_1[3] )
    // OUT:ADDER_0: AND => ( const#-16 == UNITRF_1_2[4], const#-16 == MULRF_0_1[2], const#-16 == MULRF_1_1[2] )
    //  IN:MULTIPLIER_0: ( const#2 ) = NSELECT( hw_const#0 == CCRF_0[0], const#2 == MULRF_0_0[3] )
    // OUT:MULTIPLIER_0: NSELECT => ( const#2 == UNITRF_0_4[3] )
    //  IN:ADDER_2: ( const#9 ) = OR( hw_const#1 == UNITRF_1_3[0], const#8 == UNITRF_0_4[3] )
    // OUT:ADDER_2: OR => ( const#9 == UNITRF_1_3[4] )
    DEAD_REGS: {  };
instr: 12
    MC: OP: NONE LINE:-1,
    U0: OP: ISUB32 LINE:75 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:75
    U2: OP: OR LINE:-1 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:-1
    U1: OP: SHIFT32 LINE:46 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:46
    B:12 = RF:3:OUT:0:REG:1 VAR: tmp#128 DATATYPE: INT,
    U0:IN:0 = B:12 VAR: tmp#128 DATATYPE: INT,
    B:13 = RF:7:OUT:0:REG:1 VAR: const#16 DATATYPE: ANYINT,
    U0:IN:1 = B:13 VAR: const#16 DATATYPE: ANYINT,
    B:17 = RF:9:OUT:0:REG:4 VAR: const#9 DATATYPE: ANYINT,
    U2:IN:1 = B:17 VAR: const#9 DATATYPE: ANYINT,
    B:16 = RF:5:OUT:0:REG:3 VAR: const#2 DATATYPE: ANYINT,
    U2:IN:0 = B:16 VAR: const#2 DATATYPE: ANYINT,
    B:31 = U2:OUT:0 INSTR_LOG:1|const#11#||0 VAR: const#11 DATATYPE: ANYINT,
    RF:5:IN:0:REG:3 = B:31 STAGE:-1 VAR: const#11 DATATYPE: ANYINT,
    B:14 = RF:4:OUT:0:REG:3 VAR: margin DATATYPE: INT,
    U1:IN:0 = B:14 VAR: margin DATATYPE: INT,
    B:15 = RF:8:OUT:0:REG:4 VAR: const#-16 DATATYPE: ANYINT,
    U1:IN:1 = B:15 VAR: const#-16 DATATYPE: ANYINT,
    B:30 = U1:OUT:0 INSTR_LOG:1|tmp#117#||0 VAR: tmp#117 DATATYPE: INT,
    RF:4:IN:0:REG:3 = B:30 STAGE:-1 VAR: tmp#117 DATATYPE: INT,
    //  IN:ADDER_0: ( num_cols_to_right ) = ISUB32( tmp#128 == UNITRF_0_2[1], const#16 == UNITRF_1_1[1] )
    //  IN:ADDER_2: ( const#11 ) = OR( const#9 == UNITRF_1_3[4], const#2 == UNITRF_0_4[3] )
    // OUT:ADDER_2: OR => ( const#11 == UNITRF_0_4[3] )
    //  IN:ADDER_1: ( tmp#117 ) = SHIFT32( margin == UNITRF_0_3[3], const#-16 == UNITRF_1_2[4] )
    // OUT:ADDER_1: SHIFT32 => ( tmp#117 == UNITRF_0_3[3] )
    DEAD_REGS: {  };
instr: 13
    MC: OP: NONE LINE:-1,
    U2: OP: OR LINE:-1 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:-1
    U1: OP: AND LINE:46 STAGE:-1, // D:\working\im_apps\h264\me_fast_search4_kc.i:46
    B:29 = U0:OUT:0 INSTR_LOG:2|num_cols_to_right#||0 VAR: num_cols_to_right DATATYPE: INT,
    RF:5:IN:0:REG:3 = B:29 STAGE:-1 VAR: num_cols_to_right DATATYPE: INT,
    RF:6:IN:0:REG:2 = B:29 STAGE:-1 VAR: num_cols_to_right DATATYPE: INT,
    RF:3:IN:0:REG:1 = B:29 STAGE:-1 VAR: num_cols_to_right DATATYPE: INT,
    B:16 = RF:5:OUT:0:REG:3 VAR: const#11 DATATYPE: ANYINT,
    U2:IN:0 = B:16 VAR: const#11 DATATYPE: ANYINT,
    B:17 = RF:9:OUT:0:REG:3 VAR: const#4 DATATYPE: ANYINT,
    U2:IN:1 = B:17 VAR: const#4 DATATYPE: ANYINT,
    B:31 = U2:OUT:0 INSTR_LOG:1|const#15#||0 VAR: const#15 DATATYPE: ANYINT,
    RF:9:IN:0:REG:4 = B:31 STAGE:-1 VAR: const#15 DATATYPE: ANYINT,
    RF:13:IN:0:REG:3 = B:31 STAGE:-1 VAR: const#15 DATATYPE: ANYINT,
    RF:14:IN:0:REG:1 = B:31 STAGE:-1 VAR: const#15 DATATYPE: ANYINT,
    B:14 = RF:4:OUT:0:REG:3 VAR: tmp#117 DATATYPE: INT,
    U1:IN:0 = B:14 VAR: tmp#117 DATATYPE: INT,
    B:15 = RF:8:OUT:0:REG:7 VAR: const#255 DATATYPE: ANYINT,
    U1:IN:1 = B:15 VAR: const#255 DATATYPE: ANYINT,
    B:30 = U1:OUT:0 INSTR_LOG:1|left_margin#||0 VAR: left_margin DATATYPE: INT,
    RF:10:IN:0:REG:3 = B:30 STAGE:-1 VAR: left_margin DATATYPE: INT,
    RF:8:IN:0:REG:7 = B:30 STAGE:-1 VAR: left_margin DATATYPE: INT,
    // OUT:ADDER_0: ISUB32 => ( num_cols_to_right == UNITRF_0_4[3], num_cols_to_right == UNITRF_1_0[2], num_cols_to_right == UNITRF_0_2[1] )
    //  IN:ADDER_2: ( const#15 ) = OR( const#11 == UNITRF_0_4[3], const#4 == UNITRF_1_3[3] )

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -