📄 mpeg_kc.uc
字号:
instr: 27
MC: OP: NONE LINE:-1,
U4: OP: UMUL16 LINE:201 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:201
B:20 = RF:11:OUT:0:REG:1 VAR: utmp DATATYPE: UHALF2,
U4:IN:0 = B:20 VAR: utmp DATATYPE: UHALF2,
B:21 = RF:13:OUT:0:REG:10 VAR: tmp#26 DATATYPE: UHALF2,
U4:IN:1 = B:21 VAR: tmp#26 DATATYPE: UHALF2,
// IN:MULTIPLIER_1: ( tmp#29, tmp#28 ) = UMUL16( utmp == MULRF_0_1[1], tmp#26 == MULRF_1_1[10] )
DEAD_REGS: { };
instr: 28
MC: OP: NONE LINE:-1,
DEAD_REGS: { };
instr: 29
MC: OP: DEC_CHK_UCR LINE:204 UCRF_RD:3 UCONDRF_WR:1 STAGES:-1,
// IN:MC_0: ( tmp#30 ) = DEC_CHK_UCR( i == UCRF_0[3] )
// OUT:MC_0: DEC_CHK_UCR => ( tmp#30 == UCONDRF_0[1] )
DEAD_REGS: { };
instr: 30
MC: OP: LOOP LINE:204 UCRF_WR:3 STAGES:-1 UCONDRF_RD:1 BR_OFF:-11,
B:35 = U4:OUT:1 INSTR_LOG:4|tmp#29#||1 VAR: tmp#29 DATATYPE: HALF2,
RF:1:IN:0:REG:1 = B:35 STAGE:-1 VAR: tmp#29 DATATYPE: HALF2,
// IN:MC_0: ( ) = LOOP( tmp#30 == UCONDRF_0[1] )
// OUT:MULTIPLIER_1: UMUL16 => ( tmp#29 == UNITRF_0_0[1] )
// OUT:MC_0: DEC_UCR => ( i == UCRF_0[3] )
DEAD_REGS: { };
instr: 31
MC: OP: NONE LINE:-1,
U2: OP: IADD32 LINE:203 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:203
U6: OP: SPWRITE LINE:201 SP_BASE:0 SP_STAGE:-1:0:0 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:201
B:16 = RF:5:OUT:0:REG:3 VAR: quant_idx DATATYPE: INT,
U2:IN:0 = B:16 VAR: quant_idx DATATYPE: INT,
B:17 = RF:9:OUT:0:REG:0 VAR: hw_const#1 DATATYPE: ANYINT,
U2:IN:1 = B:17 VAR: hw_const#1 DATATYPE: ANYINT,
B:7 = RF:17:OUT:0:REG:2 VAR: quant_idx DATATYPE: INT,
U6:IN:2 = B:7 VAR: quant_idx DATATYPE: INT,
B:6 = RF:1:OUT:0:REG:1 VAR: tmp#29 DATATYPE: HALF2,
U6:IN:1 = B:6 VAR: tmp#29 DATATYPE: HALF2,
// IN:ADDER_2: ( quant_idx ) = IADD32( quant_idx == UNITRF_0_4[3], hw_const#1 == UNITRF_1_3[0] )
// IN:SP_SCHED_WRITE_0: ( quant ) = SPWRITE( quant_idx == SPIDXRF_1[2], tmp#29 == UNITRF_0_0[1] )
DEAD_REGS: { };
instr: 32
MC: OP: NONE LINE:-1,
B:31 = U2:OUT:0 INSTR_LOG:2|quant_idx#||0 VAR: quant_idx DATATYPE: INT,
RF:5:IN:0:REG:3 = B:31 STAGE:-1 VAR: quant_idx DATATYPE: INT,
RF:17:IN:0:REG:2 = B:31 STAGE:-1 VAR: quant_idx DATATYPE: INT,
RF:16:IN:0:REG:2 = B:31 STAGE:-1 VAR: quant_idx DATATYPE: INT,
// OUT:ADDER_2: IADD32 => ( quant_idx == UNITRF_0_4[3], quant_idx == SPIDXRF_1[2], quant_idx == SPIDXRF_0[2] )
// OUT:SP_SCHED_WRITE_0: SPWRITE => ( quant == SP_SCHED_RF_0[0] )
DEAD_REGS: { };
instr: 33
MC: OP: UC_DATA_IN LINE:208 IMM:0x8 UCRF_WR:3 STAGES:-1,
// OUT:MC_0: UC_DATA_IN => ( i == UCRF_0[3] )
DEAD_REGS: { };
instr: 34
MC: OP: CHK_UCR LINE:210 UCRF_RD:3 UCONDRF_WR:1 STAGES:-1,
// IN:MC_0: ( tmp#31 ) = CHK_UCR( i == UCRF_0[3] )
// OUT:MC_0: CHK_UCR => ( tmp#31 == UCONDRF_0[1] )
DEAD_REGS: { };
instr: 35
MC: OP: NLOOP LINE:210 UCONDRF_RD:1 BR_OFF:5 LAST_STAGE:0,
// IN:MC_0: ( ) = NLOOP( tmp#31 == UCONDRF_0[1] )
DEAD_REGS: { };
instr: 36
MC: OP: NONE LINE:-1,
DEAD_REGS: { };
instr: 37
MC: OP: NONE LINE:-1,
U3: OP: NSELECT LINE:209 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:209
B:43 = RF:18:OUT:6:REG:0 VAR: hw_const#0 DATATYPE: ANYINT,
U3:IN:2 = B:43 VAR: hw_const#0 DATATYPE: ANYINT,
B:18 = RF:10:OUT:0:REG:0 VAR: hw_const#0 DATATYPE: ANYINT,
U3:IN:0 = B:18 VAR: hw_const#0 DATATYPE: ANYINT,
B:33 = U3:OUT:1 INSTR_LOG:1|quant_idx2#||1 VAR: quant_idx2 DATATYPE: INT,
RF:16:IN:0:REG:2 = B:33 STAGE:-1 VAR: quant_idx2 DATATYPE: INT,
RF:3:IN:0:REG:2 = B:33 STAGE:-1 VAR: quant_idx2 DATATYPE: INT,
// IN:MULTIPLIER_0: ( quant_idx2 ) = NSELECT( hw_const#0 == CCRF_0[0], hw_const#0 == MULRF_0_0[0] )
// OUT:MULTIPLIER_0: NSELECT => ( quant_idx2 == SPIDXRF_0[2], quant_idx2 == UNITRF_0_2[2] )
DEAD_REGS: { };
instr: 38
MC: OP: DEC_CHK_UCR LINE:214 UCRF_RD:3 UCONDRF_WR:1 STAGES:-1,
U6: OP: SPREAD LINE:211 SP_BASE:0 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:211
B:5 = RF:16:OUT:0:REG:2 VAR: quant_idx2 DATATYPE: INT,
U6:IN:0 = B:5 VAR: quant_idx2 DATATYPE: INT,
// IN:MC_0: ( tmp#33 ) = DEC_CHK_UCR( i == UCRF_0[3] )
// OUT:MC_0: DEC_CHK_UCR => ( tmp#33 == UCONDRF_0[1] )
// IN:SP_SCHED_READ_0: ( tmp#32 ) = SPREAD( quant_idx2 == SPIDXRF_0[2], quant == SP_SCHED_RF_0[0] )
DEAD_REGS: { };
instr: 39
MC: OP: LOOP LINE:214 UCRF_WR:3 STAGES:-1 UCONDRF_RD:1 BR_OFF:-3,
B:26 = U6:OUT:0 INSTR_LOG:2|tmp#32#||0 VAR: tmp#32 DATATYPE: UNDEFINED,
RF:1:IN:0:REG:1 = B:26 STAGE:-1 VAR: tmp#32 DATATYPE: UNDEFINED,
// IN:MC_0: ( ) = LOOP( tmp#33 == UCONDRF_0[1] )
// OUT:MC_0: DEC_UCR => ( i == UCRF_0[3] )
// OUT:SP_SCHED_READ_0: SPREAD => ( tmp#32 == UNITRF_0_0[1] )
DEAD_REGS: { };
instr: 40
MC: OP: NONE LINE:-1,
U2: OP: IADD32 LINE:212 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:212
U6: OP: SPWRITE LINE:211 SP_BASE:0 SP_STAGE:-1:0:0 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:211
U0: OP: IADD32 LINE:213 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:213
B:16 = RF:5:OUT:0:REG:3 VAR: quant_idx DATATYPE: INT,
U2:IN:0 = B:16 VAR: quant_idx DATATYPE: INT,
B:17 = RF:9:OUT:0:REG:0 VAR: hw_const#1 DATATYPE: ANYINT,
U2:IN:1 = B:17 VAR: hw_const#1 DATATYPE: ANYINT,
B:7 = RF:17:OUT:0:REG:2 VAR: quant_idx DATATYPE: INT,
U6:IN:2 = B:7 VAR: quant_idx DATATYPE: INT,
B:6 = RF:1:OUT:0:REG:1 VAR: tmp#32 DATATYPE: UNDEFINED,
U6:IN:1 = B:6 VAR: tmp#32 DATATYPE: UNDEFINED,
B:12 = RF:3:OUT:0:REG:2 VAR: quant_idx2 DATATYPE: INT,
U0:IN:0 = B:12 VAR: quant_idx2 DATATYPE: INT,
B:13 = RF:7:OUT:0:REG:0 VAR: hw_const#1 DATATYPE: ANYINT,
U0:IN:1 = B:13 VAR: hw_const#1 DATATYPE: ANYINT,
// IN:ADDER_2: ( quant_idx ) = IADD32( quant_idx == UNITRF_0_4[3], hw_const#1 == UNITRF_1_3[0] )
// IN:SP_SCHED_WRITE_0: ( quant ) = SPWRITE( quant_idx == SPIDXRF_1[2], tmp#32 == UNITRF_0_0[1] )
// IN:ADDER_0: ( quant_idx2 ) = IADD32( quant_idx2 == UNITRF_0_2[2], hw_const#1 == UNITRF_1_1[0] )
DEAD_REGS: { };
instr: 41
MC: OP: NONE LINE:-1,
B:31 = U2:OUT:0 INSTR_LOG:2|quant_idx#||0 VAR: quant_idx DATATYPE: INT,
RF:5:IN:0:REG:3 = B:31 STAGE:-1 VAR: quant_idx DATATYPE: INT,
RF:17:IN:0:REG:2 = B:31 STAGE:-1 VAR: quant_idx DATATYPE: INT,
B:29 = U0:OUT:0 INSTR_LOG:2|quant_idx2#||0 VAR: quant_idx2 DATATYPE: INT,
RF:16:IN:0:REG:2 = B:29 STAGE:-1 VAR: quant_idx2 DATATYPE: INT,
RF:3:IN:0:REG:2 = B:29 STAGE:-1 VAR: quant_idx2 DATATYPE: INT,
// OUT:ADDER_2: IADD32 => ( quant_idx == UNITRF_0_4[3], quant_idx == SPIDXRF_1[2] )
// OUT:SP_SCHED_WRITE_0: SPWRITE => ( quant == SP_SCHED_RF_0[0] )
// OUT:ADDER_0: IADD32 => ( quant_idx2 == SPIDXRF_0[2], quant_idx2 == UNITRF_0_2[2] )
DEAD_REGS: { };
instr: 42
MC: OP: UC_DATA_IN LINE:218 IMM:0x8 UCRF_WR:3 STAGES:-1,
// OUT:MC_0: UC_DATA_IN => ( i == UCRF_0[3] )
DEAD_REGS: { };
instr: 43
MC: OP: CHK_UCR LINE:220 UCRF_RD:3 UCONDRF_WR:1 STAGES:-1,
// IN:MC_0: ( tmp#34 ) = CHK_UCR( i == UCRF_0[3] )
// OUT:MC_0: CHK_UCR => ( tmp#34 == UCONDRF_0[1] )
DEAD_REGS: { };
instr: 44
MC: OP: NLOOP LINE:220 UCONDRF_RD:1 BR_OFF:13 LAST_STAGE:0,
// IN:MC_0: ( ) = NLOOP( tmp#34 == UCONDRF_0[1] )
DEAD_REGS: { };
instr: 45
MC: OP: NONE LINE:-1,
DEAD_REGS: { };
instr: 46
MC: OP: NONE LINE:-1,
U2: OP: AND LINE:219 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:219
B:16 = RF:5:OUT:0:REG:3 VAR: quant_idx DATATYPE: INT,
U2:IN:0 = B:16 VAR: quant_idx DATATYPE: INT,
B:17 = RF:9:OUT:0:REG:4 VAR: seven DATATYPE: INT,
U2:IN:1 = B:17 VAR: seven DATATYPE: INT,
B:31 = U2:OUT:0 INSTR_LOG:1|k_idx#||0 VAR: k_idx DATATYPE: INT,
RF:16:IN:0:REG:2 = B:31 STAGE:-1 VAR: k_idx DATATYPE: INT,
// IN:ADDER_2: ( k_idx ) = AND( quant_idx == UNITRF_0_4[3], seven == UNITRF_1_3[4] )
// OUT:ADDER_2: AND => ( k_idx == SPIDXRF_0[2] )
DEAD_REGS: { };
instr: 47
MC: OP: NONE LINE:-1,
B:23 = IN:1 STAGE:-1 LINE:221 VAR: utmp DATATYPE: UHALF2,
RF:10:IN:0:REG:2 = B:23 STAGE:-1 VAR: utmp DATATYPE: UHALF2,
// OUT:INOUT_1: DATA_IN => ( utmp == MULRF_0_0[2] )
DEAD_REGS: { };
instr: 48
MC: OP: NONE LINE:-1,
U3: OP: UMUL16 LINE:223 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:223
B:19 = RF:12:OUT:0:REG:11 VAR: quant_scale DATATYPE: UHALF2,
U3:IN:1 = B:19 VAR: quant_scale DATATYPE: UHALF2,
B:18 = RF:10:OUT:0:REG:2 VAR: utmp DATATYPE: UHALF2,
U3:IN:0 = B:18 VAR: utmp DATATYPE: UHALF2,
// IN:MULTIPLIER_0: ( tmp#36, tmp#37 ) = UMUL16( quant_scale == MULRF_1_0[11], utmp == MULRF_0_0[2] )
DEAD_REGS: { };
instr: 49
MC: OP: NONE LINE:-1,
DEAD_REGS: { };
instr: 50
MC: OP: NONE LINE:-1,
U6: OP: SPREAD LINE:224 SP_BASE:96 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:224
B:5 = RF:16:OUT:0:REG:2 VAR: k_idx DATATYPE: INT,
U6:IN:0 = B:5 VAR: k_idx DATATYPE: INT,
// IN:SP_SCHED_READ_0: ( tmp#38 ) = SPREAD( k_idx == SPIDXRF_0[2], K == SP_SCHED_RF_0[96] )
DEAD_REGS: { };
instr: 51
MC: OP: NONE LINE:-1,
B:33 = U3:OUT:1 INSTR_LOG:4|tmp#36#||1 VAR: tmp#36 DATATYPE: UHALF2,
RF:3:IN:0:REG:2 = B:33 STAGE:-1 VAR: tmp#36 DATATYPE: UHALF2,
B:26 = U6:OUT:0 INSTR_LOG:2|tmp#38#||0 VAR: tmp#38 DATATYPE: HALF2,
RF:4:IN:0:REG:2 = B:26 STAGE:-1 VAR: tmp#38 DATATYPE: HALF2,
// OUT:MULTIPLIER_0: UMUL16 => ( tmp#36 == UNITRF_0_2[2] )
// OUT:SP_SCHED_READ_0: SPREAD => ( tmp#38 == UNITRF_0_3[2] )
DEAD_REGS: { };
instr: 52
MC: OP: NONE LINE:-1,
U0: OP: SHIFT16 LINE:223 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:223
U1: OP: SHIFT16 LINE:224 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:224
B:12 = RF:3:OUT:0:REG:2 VAR: tmp#36 DATATYPE: UHALF2,
U0:IN:0 = B:12 VAR: tmp#36 DATATYPE: UHALF2,
B:13 = RF:7:OUT:0:REG:0 VAR: hw_const#1 DATATYPE: ANYINT,
U0:IN:1 = B:13 VAR: hw_const#1 DATATYPE: ANYINT,
B:29 = U0:OUT:0 INSTR_LOG:1|utmp#||0 VAR: utmp DATATYPE: UHALF2,
RF:11:IN:0:REG:1 = B:29 STAGE:-1 VAR: utmp DATATYPE: UHALF2,
B:14 = RF:4:OUT:0:REG:2 VAR: tmp#38 DATATYPE: HALF2,
U1:IN:0 = B:14 VAR: tmp#38 DATATYPE: HALF2,
B:15 = RF:8:OUT:0:REG:0 VAR: hw_const#1 DATATYPE: ANYINT,
U1:IN:1 = B:15 VAR: hw_const#1 DATATYPE: ANYINT,
B:30 = U1:OUT:0 INSTR_LOG:1|tmp#39#||0 VAR: tmp#39 DATATYPE: UHALF2,
RF:13:IN:0:REG:10 = B:30 STAGE:-1 VAR: tmp#39 DATATYPE: UHALF2,
// IN:ADDER_0: ( utmp ) = SHIFT16( tmp#36 == UNITRF_0_2[2], hw_const#1 == UNITRF_1_1[0] )
// OUT:ADDER_0: SHIFT16 => ( utmp == MULRF_0_1[1] )
// IN:ADDER_1: ( tmp#39 ) = SHIFT16( tmp#38 == UNITRF_0_3[2], hw_const#1 == UNITRF_1_2[0] )
// OUT:ADDER_1: SHIFT16 => ( tmp#39 == MULRF_1_1[10] )
DEAD_REGS: { };
instr: 53
MC: OP: NONE LINE:-1,
U4: OP: UMUL16 LINE:224 STAGE:-1, // D:\working\im_apps\h264\mpeg_kc.i:224
B:20 = RF:11:OUT:0:REG:1 VAR: utmp DATATYPE: UHALF2,
U4:IN:0 = B:20 VAR: utmp DATATYPE: UHALF2,
B:21 = RF:13:OUT:0:REG:10 VAR: tmp#39 DATATYPE: UHALF2,
U4:IN:1 = B:21 VAR: tmp#39 DATATYPE: UHALF2,
// IN:MULTIPLIER_1: ( tmp#42, tmp#41 ) = UMUL16( utmp == MULRF_0_1[1], tmp#39 == MULRF_1_1[10] )
DEAD_REGS: { };
instr: 54
MC: OP: NONE LINE:-1,
DEAD_REGS: { };
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -