📄 icolor_kc.uc
字号:
B:9 = RF:15:OUT:0:REG:1 VAR: a1 DATATYPE: HALF2,
U7:IN:1 = B:9 VAR: a1 DATATYPE: HALF2,
B:27 = U7:OUT:0 INSTR_LOG:1|a1#||0 VAR: a1 DATATYPE: HALF2,
RF:7:IN:0:REG:5 = B:27 STAGE:2 VAR: a1 DATATYPE: HALF2,
B:21 = RF:13:OUT:0:REG:3 VAR: G_SCALE DATATYPE: HALF2,
U4:IN:1 = B:21 VAR: G_SCALE DATATYPE: HALF2,
B:20 = RF:11:OUT:0:REG:1 VAR: tmp#28 DATATYPE: HALF2,
U4:IN:0 = B:20 VAR: tmp#28 DATATYPE: HALF2,
B:18 = RF:10:OUT:0:REG:1 VAR: RB_SCALE DATATYPE: HALF2,
U3:IN:0 = B:18 VAR: RB_SCALE DATATYPE: HALF2,
B:19 = RF:12:OUT:0:REG:7 VAR: tmp#16 DATATYPE: HALF2,
U3:IN:1 = B:19 VAR: tmp#16 DATATYPE: HALF2,
// OUT:MULTIPLIER_0: IMULRND16 => ( tmp#68 == UNITRF_0_2[2] )
// IN:ADDER_0: ( first ) = IADD16( tmp#64 == UNITRF_0_2[2], one_two_eight == UNITRF_1_1[2] )
// IN:ADDER_1: ( tmp#57 ) = IADD16( tmp#55 == UNITRF_0_3[3], Yaadj == UNITRF_1_2[1] )
// OUT:MULTIPLIER_1: IMULRND16 => ( tmp#35 == UNITRF_0_4[1] )
// IN:ADDER_2: ( d2 ) = IADD16( c2 == UNITRF_1_3[3], tmp#32 == UNITRF_0_4[2] )
// OUT:ADDER_2: IADD16 => ( y1 == MULRF_0_0[2] )
// IN:COMM_SCHED_0: ( a1 ) = SELECT( hw_const#0 == CCRF_0[0], a1 == PERMRF_0[1] )
// OUT:COMM_SCHED_0: SELECT => ( a1 == UNITRF_1_1[5] )
// IN:MULTIPLIER_1: ( tmp#29, tmp#30 ) = IMULRND16( G_SCALE == MULRF_1_1[3], tmp#28 == MULRF_0_1[1] )
// IN:MULTIPLIER_0: ( tmp#40, tmp#18 ) = IMULRND16( RB_SCALE == MULRF_0_0[1], tmp#16 == MULRF_1_0[7] )
DEAD_REGS: { };
instr: 27
MC: OP: NONE LINE:-1 UCONDRF_WR:1 STAGES:0,
U0: OP: IADD16 LINE:150 STAGE:3, // D:\working\im_apps\h264\icolor_kc.i:150
U2: OP: IADD16 LINE:108 STAGE:2, // D:\working\im_apps\h264\icolor_kc.i:108
U5: OP: NSELECT LINE:-1 STAGE:1, // D:\working\im_apps\h264\icolor_kc.i:-1
U7: OP: NSELECT LINE:-1 STAGE:0, // D:\working\im_apps\h264\icolor_kc.i:-1
B:12 = RF:3:OUT:0:REG:2 VAR: tmp#68 DATATYPE: HALF2,
U0:IN:0 = B:12 VAR: tmp#68 DATATYPE: HALF2,
B:13 = RF:7:OUT:0:REG:2 VAR: one_two_eight DATATYPE: HALF2,
U0:IN:1 = B:13 VAR: one_two_eight DATATYPE: HALF2,
B:29 = U0:OUT:0 INSTR_LOG:2|first#||0 VAR: first DATATYPE: HALF2,
RF:2:IN:0:REG:4 = B:29 STAGE:3 VAR: first DATATYPE: HALF2,
B:30 = U1:OUT:0 INSTR_LOG:2|tmp#57#||0 VAR: tmp#57 DATATYPE: HALF2,
OUT:1 = B:30 STAGE:3 VAR: tmp#57 DATATYPE: HALF2,
B:17 = RF:9:OUT:0:REG:4 VAR: tmp#44 DATATYPE: INT,
U2:IN:1 = B:17 VAR: tmp#44 DATATYPE: INT,
B:16 = RF:5:OUT:0:REG:1 VAR: tmp#35 DATATYPE: HALF2,
U2:IN:0 = B:16 VAR: tmp#35 DATATYPE: HALF2,
B:35 = U4:OUT:1 INSTR_LOG:4|tmp#38#||1 VAR: tmp#38 DATATYPE: HALF2,
RF:3:IN:0:REG:2 = B:35 STAGE:2 VAR: tmp#38 DATATYPE: HALF2,
B:33 = U3:OUT:1 INSTR_LOG:4|tmp#46#||1 VAR: tmp#46 DATATYPE: INT,
RF:7:IN:0:REG:6 = B:33 STAGE:2 VAR: tmp#46 DATATYPE: INT,
RF:5:IN:0:REG:2 = B:33 STAGE:2 VAR: tmp#46 DATATYPE: INT,
B:31 = U2:OUT:0 INSTR_LOG:2|d2#||0 VAR: d2 DATATYPE: HALF2,
RF:4:IN:0:REG:3 = B:31 STAGE:2 VAR: d2 DATATYPE: HALF2,
B:39 = RF:18:OUT:2:REG:0 VAR: hw_const#0 DATATYPE: ANYINT,
U5:IN:2 = B:39 VAR: hw_const#0 DATATYPE: ANYINT,
B:10 = RF:6:OUT:0:REG:2 VAR: a1 DATATYPE: HALF2,
U5:IN:0 = B:10 VAR: a1 DATATYPE: HALF2,
B:28 = U5:OUT:0 INSTR_LOG:1|a1#||0 VAR: a1 DATATYPE: HALF2,
RF:15:IN:0:REG:1 = B:28 STAGE:1 VAR: a1 DATATYPE: HALF2,
B:38 = RF:18:OUT:1:REG:0 VAR: hw_const#0 DATATYPE: ANYINT,
U7:IN:2 = B:38 VAR: hw_const#0 DATATYPE: ANYINT,
B:8 = RF:2:OUT:0:REG:4 VAR: color1 DATATYPE: UBYTE4,
U7:IN:0 = B:8 VAR: color1 DATATYPE: UBYTE4,
B:27 = U7:OUT:0 INSTR_LOG:1|color1#||0 VAR: color1 DATATYPE: UBYTE4,
RF:11:IN:0:REG:1 = B:27 STAGE:0 VAR: color1 DATATYPE: UBYTE4,
// IN:ADDER_0: ( second ) = IADD16( tmp#68 == UNITRF_0_2[2], one_two_eight == UNITRF_1_1[2] )
// OUT:ADDER_0: IADD16 => ( first == UNITRF_0_1[4] )
// OUT:ADDER_1: IADD16 => ( tmp#57 == LATCHRF_1[0] )
// IN:ADDER_2: ( d3 ) = IADD16( tmp#44 == UNITRF_1_3[4], tmp#35 == UNITRF_0_4[1] )
// OUT:MULTIPLIER_1: IMULRND16 => ( tmp#38 == UNITRF_0_2[2] )
// OUT:MULTIPLIER_0: IMULRND16 => ( tmp#46 == UNITRF_1_1[6], tmp#46 == UNITRF_0_4[2] )
// OUT:ADDER_2: IADD16 => ( d2 == UNITRF_0_3[3] )
// IN:DIVIDER_0: ( a1 ) = NSELECT( hw_const#0 == CCRF_0[0], a1 == UNITRF_1_0[2] )
// OUT:DIVIDER_0: NSELECT => ( a1 == PERMRF_0[1] )
// OUT:MC_0: CHK_EOS => ( tmp#71 == UCONDRF_0[1] )
// IN:COMM_SCHED_0: ( color1 ) = NSELECT( hw_const#0 == CCRF_0[0], color1 == UNITRF_0_1[4] )
// OUT:COMM_SCHED_0: NSELECT => ( color1 == MULRF_0_1[1] )
// IN:INOUT_1: ( ) = DATA_OUT( tmp#57 == LATCHRF_1[0] )
DEAD_REGS: { };
instr: 28
MC: OP: LOOP LINE:157 UCRF_RD:1 UCONDRF_RD:1 BR_OFF:-13,
U7: OP: COMMUCPERM LINE:153 STAGE:3, // D:\working\im_apps\h264\icolor_kc.i:153
U0: OP: IADD16 LINE:109 STAGE:2, // D:\working\im_apps\h264\icolor_kc.i:109
U1: OP: SHIFT32 LINE:114 STAGE:2, // D:\working\im_apps\h264\icolor_kc.i:114
U5: OP: SELECT LINE:-1 STAGE:1, // D:\working\im_apps\h264\icolor_kc.i:-1
U4: OP: SHUFFLED LINE:88 STAGE:0, // D:\working\im_apps\h264\icolor_kc.i:88
B:29 = U0:OUT:0 INSTR_LOG:2|second#||0 VAR: second DATATYPE: HALF2,
RF:2:IN:0:REG:4 = B:29 STAGE:3 VAR: second DATATYPE: HALF2,
B:8 = RF:2:OUT:0:REG:4 VAR: first DATATYPE: HALF2,
U7:IN:0 = B:8 VAR: first DATATYPE: HALF2,
B:27 = U7:OUT:0 INSTR_LOG:1|first#||0 VAR: first DATATYPE: HALF2,
RF:14:IN:0:REG:1 = B:27 STAGE:3 VAR: first DATATYPE: HALF2,
B:33 = U3:OUT:1 INSTR_LOG:4|tmp#59#||1 VAR: tmp#59 DATATYPE: HALF2,
RF:3:IN:0:REG:2 = B:33 STAGE:3 VAR: tmp#59 DATATYPE: HALF2,
B:13 = RF:7:OUT:0:REG:6 VAR: c4 DATATYPE: HALF2,
U0:IN:1 = B:13 VAR: c4 DATATYPE: HALF2,
B:12 = RF:3:OUT:0:REG:2 VAR: tmp#38 DATATYPE: HALF2,
U0:IN:0 = B:12 VAR: tmp#38 DATATYPE: HALF2,
B:31 = U2:OUT:0 INSTR_LOG:2|d3#||0 VAR: d3 DATATYPE: HALF2,
RF:4:IN:0:REG:2 = B:31 STAGE:2 VAR: d3 DATATYPE: HALF2,
B:14 = RF:4:OUT:0:REG:2 VAR: tmp#44 DATATYPE: INT,
U1:IN:0 = B:14 VAR: tmp#44 DATATYPE: INT,
B:15 = RF:8:OUT:0:REG:2 VAR: const#-16 DATATYPE: ANYINT,
U1:IN:1 = B:15 VAR: const#-16 DATATYPE: ANYINT,
B:30 = U1:OUT:0 INSTR_LOG:1|e3#||0 VAR: e3 DATATYPE: HALF2,
RF:8:IN:0:REG:3 = B:30 STAGE:2 VAR: e3 DATATYPE: HALF2,
B:39 = RF:18:OUT:2:REG:0 VAR: hw_const#0 DATATYPE: ANYINT,
U5:IN:2 = B:39 VAR: hw_const#0 DATATYPE: ANYINT,
B:11 = RF:14:OUT:0:REG:1 VAR: color2 DATATYPE: UBYTE4,
U5:IN:1 = B:11 VAR: color2 DATATYPE: UBYTE4,
B:28 = U5:OUT:0 INSTR_LOG:1|color2#||0 VAR: color2 DATATYPE: UBYTE4,
RF:11:IN:0:REG:2 = B:28 STAGE:1 VAR: color2 DATATYPE: UBYTE4,
B:20 = RF:11:OUT:0:REG:1 VAR: color1 DATATYPE: UBYTE4,
U4:IN:0 = B:20 VAR: color1 DATATYPE: UBYTE4,
B:21 = RF:13:OUT:0:REG:6 VAR: shuf_func1 DATATYPE: BYTE4,
U4:IN:1 = B:21 VAR: shuf_func1 DATATYPE: BYTE4,
B:34 = U4:OUT:0 INSTR_LOG:1|a1#||0 VAR: a1 DATATYPE: HALF2,
RF:5:IN:0:REG:1 = B:34 STAGE:0 VAR: a1 DATATYPE: HALF2,
RF:6:IN:0:REG:2 = B:34 STAGE:0 VAR: a1 DATATYPE: HALF2,
// IN:MC_0: ( ) = LOOP( tmp#71 == UCONDRF_0[1] )
// OUT:ADDER_0: IADD16 => ( second == UNITRF_0_1[4] )
// IN:COMM_SCHED_0: ( first ) = COMMUCPERM( perm_a == UCRF_0[1], first == UNITRF_0_1[4] )
// OUT:COMM_SCHED_0: COMMUCPERM => ( first == UNITRF_CID_0[1] )
// OUT:MULTIPLIER_0: IMULRND16 => ( tmp#59 == UNITRF_0_2[2] )
// IN:ADDER_0: ( d4 ) = IADD16( c4 == UNITRF_1_1[6], tmp#38 == UNITRF_0_2[2] )
// OUT:ADDER_2: IADD16 => ( d3 == UNITRF_0_3[2] )
// IN:ADDER_1: ( e3 ) = SHIFT32( tmp#44 == UNITRF_0_3[2], const#-16 == UNITRF_1_2[2] )
// OUT:ADDER_1: SHIFT32 => ( e3 == UNITRF_1_2[3] )
// IN:DIVIDER_0: ( color2 ) = SELECT( hw_const#0 == CCRF_0[0], color2 == UNITRF_CID_0[1] )
// OUT:DIVIDER_0: SELECT => ( color2 == MULRF_0_1[2] )
// IN:MULTIPLIER_1: ( a1 ) = SHUFFLED( color1 == MULRF_0_1[1], shuf_func1 == MULRF_1_1[6] )
// OUT:MULTIPLIER_1: SHUFFLED => ( a1 == UNITRF_0_4[1], a1 == UNITRF_1_0[2] )
DEAD_REGS: { };
instr: 29
MC: OP: NONE LINE:-1 UCRF_RD:2,
U7: OP: COMMUCPERM LINE:154 STAGE:3, // D:\working\im_apps\h264\icolor_kc.i:154
U0: OP: IADD16 LINE:138 STAGE:3, // D:\working\im_apps\h264\icolor_kc.i:138
U1: OP: IADD16 LINE:123 STAGE:2, // D:\working\im_apps\h264\icolor_kc.i:123
U2: OP: SHIFT32 LINE:115 STAGE:2, // D:\working\im_apps\h264\icolor_kc.i:115
U5: OP: NSELECT LINE:-1 STAGE:2, // D:\working\im_apps\h264\icolor_kc.i:-1
B:8 = RF:2:OUT:0:REG:4 VAR: second DATATYPE: HALF2,
U7:IN:0 = B:8 VAR: second DATATYPE: HALF2,
B:27 = U7:OUT:0 INSTR_LOG:1|second#||0 VAR: second DATATYPE: HALF2,
RF:6:IN:0:REG:1 = B:27 STAGE:3 VAR: second DATATYPE: HALF2,
B:12 = RF:3:OUT:0:REG:2 VAR: tmp#59 DATATYPE: HALF2,
U0:IN:0 = B:12 VAR: tmp#59 DATATYPE: HALF2,
B:13 = RF:7:OUT:0:REG:1 VAR: Yaadj DATATYPE: HALF2,
U0:IN:1 = B:13 VAR: Yaadj DATATYPE: HALF2,
B:29 = U0:OUT:0 INSTR_LOG:2|d4#||0 VAR: d4 DATATYPE: HALF2,
RF:5:IN:0:REG:2 = B:29 STAGE:2 VAR: d4 DATATYPE: HALF2,
B:14 = RF:4:OUT:0:REG:2 VAR: d3 DATATYPE: HALF2,
U1:IN:0 = B:14 VAR: d3 DATATYPE: HALF2,
B:15 = RF:8:OUT:0:REG:3 VAR: e3 DATATYPE: HALF2,
U1:IN:1 = B:15 VAR: e3 DATATYPE: HALF2,
B:16 = RF:5:OUT:0:REG:2 VAR: tmp#46 DATATYPE: INT,
U2:IN:0 = B:16 VAR: tmp#46 DATATYPE: INT,
B:17 = RF:9:OUT:0:REG:2 VAR: const#-16 DATATYPE: ANYINT,
U2:IN:1 = B:17 VAR: const#-16 DATATYPE: ANYINT,
B:31 = U2:OUT:0 INSTR_LOG:1|e4#||0 VAR: e4 DATATYPE: HALF2,
RF:9:IN:0:REG:3 = B:31 STAGE:2 VAR: e4 DATATYPE: HALF2,
B:39 = RF:18:OUT:2:REG:0 VAR: hw_const#0 DATATYPE: ANYINT,
U5:IN:2 = B:39 VAR: hw_const#0 DATATYPE: ANYINT,
B:10 = RF:6:OUT:0:REG:1 VAR: a2 DATATYPE: HALF2,
U5:IN:0 = B:10 VAR: a2 DATATYPE: HALF2,
B:28 = U5:OUT:0 INSTR_LOG:1|a2#||0 VAR: a2 DATATYPE: HALF2,
RF:8:IN:0:REG:3 = B:28 STAGE:2 VAR: a2 DATATYPE: HALF2,
B:35 = U4:OUT:1 INSTR_LOG:4|tmp#29#||1 VAR: tmp#29 DATATYPE: HALF2,
RF:4:IN:0:REG:2 = B:35 STAGE:1 VAR: tmp#29 DATATYPE: HALF2,
B:33 = U3:OUT:1 INSTR_LOG:4|tmp#40#||1 VAR: tmp#40 DATATYPE: INT,
RF:2:IN:0:REG:4 = B:33 STAGE:1 VAR: tmp#40 DATATYPE: INT,
RF:3:IN:0:REG:2 = B:33 STAGE:1 VAR: tmp#40 DATATYPE: INT,
// IN:COMM_SCHED_0: ( second ) = COMMUCPERM( perm_b == UCRF_0[2], second == UNITRF_0_1[4] )
// OUT:COMM_SCHED_0: COMMUCPERM => ( second == UNITRF_1_0[1] )
// IN:ADDER_0: ( tmp#61 ) = IADD16( tmp#59 == UNITRF_0_2[2], Yaadj == UNITRF_1_1[1] )
// OUT:ADDER_0: IADD16 => ( d4 == UNITRF_0_4[2] )
// IN:ADDER_1: ( y3 ) = IADD16( d3 == UNITRF_0_3[2], e3 == UNITRF_1_2[3] )
// IN:ADDER_2: ( e4 ) = SHIFT32( tmp#46 == UNITRF_0_4[2], const#-16 == UNITRF_1_3[2] )
// OUT:ADDER_2: SHIFT32 => ( e4 == UNITRF_1_3[3] )
// IN:DIVIDER_0: ( a2 ) = NSELECT( hw_const#0 == CCRF_0[0], a2 == UNITRF_1_0[1] )
// OUT:DIVIDER_0: NSELECT => ( a2 == UNITRF_1_2[3] )
// OUT:MULTIPLIER_1: IMULRND16 => ( tmp#29 == UNITRF_0_3[2] )
// OUT:MULTIPLIER_0: IMULRND16 => ( tmp#40 == UNITRF_0_1[4], tmp#40 == UNITRF_0_2[2] )
DEAD_REGS: { };
instr: 30
MC: OP: NONE LINE:-1 END:,
U5: OP: NSELECT LINE:156 STAGE:3, // D:\working\im_apps\h264\icolor_kc.i:156
U2: OP: IADD16 LINE:124 STAGE:2, // D:\working\im_apps\h264\icolor_kc.i:124
U1: OP: IADD16 LINE:122 STAGE:2, // D:\working\im_apps\h264\icolor_kc.i:122
U3: OP: SHUFFLED LINE:127 STAGE:2, // D:\working\im_apps\h264\icolor_kc.i:127
U4: OP: SHUFFLED LINE:90 STAGE:1, // D:\working\im_apps\h264\icolor_kc.i:90
B:39 = RF:18:OUT:2:REG:2 VAR: low DATATYPE: CC,
U5:IN:2 = B:39 VAR: low DATATYPE: CC,
B:11 = RF:14:OUT:0:REG:1 VAR: first DATATYPE: HALF2,
U5:IN:1 = B:11 VAR: first DATATYPE: HALF2,
B:10 = RF:6:OUT:0:REG:1 VAR: second DATATYPE: HALF2,
U5:IN:0 = B:10 VAR: second DATATYPE: HALF2,
B:28 = U5:OUT:0 INSTR_LOG:1|tmp#70#||0 VAR: tmp#70 DATATYPE: HALF2,
OUT:2 = B:28 STAGE:3 VAR: tmp#70 DATATYPE: HALF2,
B:29 = U0:OUT:0 INSTR_LOG:2|tmp#61#||0 VAR: tmp#61 DATATYPE: HALF2,
OUT:1 = B:29 STAGE:3 VAR: tmp#61 DATATYPE: HALF2,
B:16 = RF:5:OUT:0:REG:2 VAR: d4 DATATYPE: HALF2,
U2:IN:0 = B:16 VAR: d4 DATATYPE: HALF2,
B:17 = RF:9:OUT:0:REG:3 VAR: e4 DATATYPE: HALF2,
U2:IN:1 = B:17 VAR: e4 DATATYPE: HALF2,
B:30 = U1:OUT:0 INSTR_LOG:2|y3#||0 VAR: y3 DATATYPE: HALF2,
RF:10:IN:0:REG:2 = B:30 STAGE:2 VAR: y3 DATATYPE: HALF2,
B:14 = RF:4:OUT:0:REG:3 VAR: d2 DATATYPE: HALF2,
U1:IN:0 = B:14 VAR: d2 DATATYPE: HALF2,
B:15 = RF:8:OUT:0:REG:4 VAR: e2 DA
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -