rtxsetup.inc

RTX51 example use. Inside are example on how to use RTX51 RTOS. it uses memory pool, messages, RTXba

;  Philips          83/87C451           1
;  Philips          83/87C528           30
;  Philips          83/87C550           12
;  Philips          83/87C552           6 [*2]
;  Philips          83/87C554           6 [*2]
;  Philips          83/87C557E4         6 [*2]
;  Philips          83/87C557E8         6 [*2]
;  Philips          83/87C562           34 [*2]
;  Philips          83/87C575           5
;  Philips          83/89CE558          6 [*2]
;  Philips          83C591              6 [*2]
;  Philips          83C592              7 [*2]
;  Philips          86C410              11
;  Philips          86C610              11
;  Philips          87C552              6 [*2]
;  Philips          87C591              6 [*2]
;  Philips          87C592              7 [*2]
;  Philips          87C652              10
;  Philips          87C654              10
;  Philips          89C660              25 [*2]
;  Philips          89C662              25 [*2]
;  Philips          89C664              25 [*2]
;  Philips          89C668              25 [*2]
;  Philips          89C738              10
;  Philips          89C739              10
;  Philips          8xC51/8xCL51        2
;  Philips          8xC51FA/8xL51FA     5
;  Philips          8xC51FB/8xL51FB     5
;  Philips          8xC51FC/8xL51FC     5
;  Philips          8xC51RA+            5
;  Philips          8xC51RB+            5
;  Philips          8xC51RB2            5
;  Philips          8xC51RC+            5
;  Philips          8xC51RC2            5
;  Philips          8xC51RD+            5
;  Philips          8xC51RD2            5
;  Philips          8xC52               2
;  Philips          8xC54               2
;  Philips          8xC58               2
;  Philips          P83CL580            18 [*1][*2]
;  SST              SST89C54            41
;  SST              SST89C58            41
;  SST              SST89C59            41
;  SST              SST89F54            41
;  SST              SST89F58            41
;  Winbond          W77C32              16
;  Winbond          W77E468             16
;  Winbond          W77E58              16
;  Winbond          W77LE58             16
;  Winbond          W78C32B             2
;  Winbond          W78C32C             2
;  Winbond          W78C33B             2
;  Winbond          W78C51D             26
;  Winbond          W78C52D             24
;  Winbond          W78C54              24
;  Winbond          W78C58              24
;  Winbond          W78C801             36
;  Winbond          W78E516B            24
;  Winbond          W78E51B             26
;  Winbond          W78E52B             24
;  Winbond          W78E54B             24
;  Winbond          W78E58              24
;  Winbond          W78L32              2
;  Winbond          W78L33              2
;  Winbond          W78L51              26
;  Winbond          W78L52              24
;  Winbond          W78L54              24
;  Winbond          W78L801             36
;  Winbond          W78LE516            24
;  Winbond          W78LE52             24
;  Winbond          W78LE54             24
;  Winbond          W78LE812            35
;
; [*1]  Version V7.00: Errors corrected
;
; [*2]  Timer 2 not supported as System Timer
;
; [*3]  PFI (power fail interrupt): not supported by RTX as task interrupt.
;       May be used by C51 interrupt functions only.
;
?RTX_CPU_TYPE     EQU 9


;  2. SYSTEM CLOCK
;  ===============
;
;  (Baiscally Timer 0, Timer 1 and Timer 2 are supported)
;  Set ?RTX_SYSTEM_TIMER to 0 for Timer 0
;  Set ?RTX_SYSTEM_TIMER to 1 for Timer 1
;  Set ?RTX_SYSTEM_TIMER to 2 for Timer 2 
;  NOTE: Timer 2 is not supported for all CPU types.  If it is specified
;        for a not supported CPU type, then an error message will be
;        generated when assembling RTXCONF.A51.
;  (Default-value: Timer 0)
;
?RTX_SYSTEM_TIMER    EQU 0



;  3. INITIAL INTERRUPT-ENABLE REGISTER VALUES
;  ===========================================
;
;  Some 8051 family members have specific bits in their Interrupt-Enable
;  Registers, which have other functions than interrupt enable/disable.
;  Here you can set the initial values of these special bits.
;  (Normally RTX-51 will set all not used bits in the interrupt enable mask
;  to 0).
;  You MUST NOT set bits dedicated to interrupt enable/disable !
;  NOTE: ?RTX_IEN1_INIT is only used for processors with at least 2 interrupt 
;        masks.
;        ?RTX_IEN2_INIT is only used for processors with 3 interrupt masks.
;
?RTX_IE_INIT      EQU   00H
?RTX_IEN1_INIT    EQU   00H
?RTX_IEN2_INIT    EQU   00H


;  4. FAST TASK STACK- AND ENVIRONMENT SIZE
;  ========================================
;
;  This constant defines the stack- and environment size reserved per
;  defined fast task.  These areas are located in IDATA space.
;
;  Minimum values (per task):
;  - 3 Bytes for internal use
;  - 2 Bytes for the task code start address
;  Do not set to less than 9 bytes
;  Add 3 Bytes when code bank switching is used (?RTX_BANKSWITCHING = 1) !
;  (Default value: 12 Bytes)
;
?RTX_INTSTKSIZE      EQU   24


;  5. STANDARD TASK CONTEXT STACK SIZE
;  ===================================
; 
;  This constant defines the maximum size of stack data stored in the 
;  context area of a standard task.  For each defined standard task such an
;  area is reserved in XDATA space.
;  
;  (Default value: 32 Bytes)
;
?RTX_EXTSTKSIZE      EQU   32


;  6. REENTRANT STACK SIZE
;  =======================
;
;  This constnat defines the maximum size of the reentrant stack.  For each
;  defined task such an area is reserved in XDATA space.
;
;  The greatest possible reentrant-stack size is 256-18-?RTX_EXTSTKSIZE !!
;  (Default value: 50 Bytes)
;
?RTX_EXTRENTSIZE     EQU   50


;  7. ROUND ROBIN FLAG
;  ===================
;
;  0 --> Do not use round robin scheduling
;  1 --> Use round robin scheduling
;  (Default value: 0)
;
?RTX_TIMESHARING     EQU   1


;  8. BANK SWITCHING FLAG
;  ======================
;
;  For code bank switching details see BL51 documentation and READ.ME file
;  0 --> code bank switching is disabled
;  1 --> code bank switching is enabled
;  (Default value: 0)
;
;  !!! IMPORTANT NOTICE !!!
;  Set ?B_RTX contained in L51_BANK.A51 (V1.4b up) to one, when using
;  code bank switching together with RTX-51
;
?RTX_BANKSWITCHING   EQU   0


;  9. INTERRUPT TABLE BASE ADDRESS
;  ===============================
;
;  Normally the interrupt table is located at address 0000H.  For special
;  hardware configurations, like flash eprom systems, there may be a need
;  to reroute interrupts to a table at a different address.  If an address
;  different than 0000H is used, then the user has to supply code to re-
;  route each used interrupt vector to an address with the offset declared
;  below.
;  For standard systems this address has to be 0000H.
;
?RTX_INTBASE    EQU     0000H


;  10. MAILBOX-SUPPORT FLAG
;  ========================
;
;  This flag determines if memory is allocated for the mailbox FIFOs or not.
;  If set to 0, then no wait for a mailbox is possible.  Associated calls
;  will return a NOT_OK in this case.
;  Set ?RTX_MAILBOX_SUPPORT to 0 if mailbox services are not desired.
;  Set ?RTX_MAILBOX_SUPPORT to 1 if mailbox services are desired.
;  (Default is 1)
;
?RTX_MAILBOX_SUPPORT    EQU     1


;  11. SEMAPHORE-SUPPORT FLAG
;  ==========================
;
;  This flag determines if memory is allocated for the semaphore FIFOs or not.
;  If set to 0, then no wait for a semaphore is possible.  Associated calls
;  will return a NOT_OK in this case.
;  Set ?RTX_SEMAPHORE_SUPPORT to 0 if semaphore services are not desired.
;  Set ?RTX_SEMAPHORE_SUPPORT to 1 if semaphore services are desired.
;  (Default is 1)
;  NOTE: if an increased XDATA usage compared with RTX-51 V 4.x has to be
;         avoided, then this flag should be set to 0 !
;
?RTX_SEMAPHORE_SUPPORT    EQU     1


;  12. IDLE MODE
;  =============
;
;  If this option is enabled, then each time the RTX idle loop is 
;  entered the cpu is switched to idle mode. This feature is supported 
;  for selected cpu's only.  enabling it for other cpu's will have no effect.                           
;
;  USE_IDLE        = 0: do not use the idle mode        
;                  = 1: set cpu to idle mode during system idle time

?RTX_USE_IDLE             EQU     0


;*----------------------------------------------------------------------*
;*              END of INCLUDE FILE RTXSETUP.INC                        *