bcd_add_sub.vhd

VHDL源代码下载

--bcd_add_sub.vhd 3 digits bcd adder/subtractor with start and done
library ieee ;
use ieee.std_logic_1164.all;
use work.components.all;

entity bcd_add_sub is
port(
  clock : in std_logic ;--