fadd4.vhd

来自「VHDL源代码下载」· VHDL 代码 · 共 7 行

--fadd4.vhd 4-bit ripple-carry adder
library ieee ;
use ieee.std_logic_1164.all;
use work.components.all;
entity fadd4 is
port(
  	a	: in std_logic_vector(3 downto 0);--砆