📄 dvbt_simt.mdl
字号:
LatchInput off
}
Block {
BlockType Abs
Name "Abs1"
Position [330, 100, 360, 130]
ShowName off
}
Block {
BlockType Abs
Name "Abs2"
Position [460, 55, 490, 85]
ShowName off
}
Block {
BlockType ComplexToRealImag
Name "Complex to\nReal-Imag"
Ports [1, 1]
Position [135, 133, 185, 157]
ShowName off
Output "Imag"
}
Block {
BlockType ComplexToRealImag
Name "Complex to\nReal-Imag1"
Ports [1, 1]
Position [135, 158, 185, 182]
ShowName off
Output "Real"
}
Block {
BlockType Constant
Name "Constant1"
Position [360, 64, 380, 86]
ShowName off
Value "4"
}
Block {
BlockType Constant
Name "Constant2"
Position [490, 14, 510, 36]
ShowName off
Value "2"
}
Block {
BlockType Gain
Name "Gain"
Position [80, 145, 110, 175]
Gain "sqrt(42)"
}
Block {
BlockType Reference
Name "Matrix\nConcatenation"
Ports [2, 1]
Position [205, 131, 260, 184]
SourceBlock "simulink/Math\nOperations/Matrix\nConcatena"
"tion"
SourceType "Matrix Concatenation"
numInports "2"
catMethod "Vertical"
}
Block {
BlockType Reference
Name "Matrix\nConcatenation1"
Ports [3, 1]
Position [595, 46, 655, 184]
SourceBlock "simulink/Math\nOperations/Matrix\nConcatena"
"tion"
SourceType "Matrix Concatenation"
numInports "3"
catMethod "Vertical"
}
Block {
BlockType Selector
Name "Selector"
Ports [1, 1]
Position [695, 95, 745, 135]
ShowName off
Elements "reshape(reshape(1:9072,1512,6)',9072,1)"
InputPortWidth "9072"
}
Block {
BlockType Sum
Name "Sum"
Ports [2, 1]
Position [390, 105, 410, 125]
ShowName off
IconShape "round"
Inputs "-+|"
}
Block {
BlockType Sum
Name "Sum1"
Ports [2, 1]
Position [530, 60, 550, 80]
ShowName off
IconShape "round"
Inputs "-+|"
}
Block {
BlockType Outport
Name "Out1"
Position [770, 108, 800, 122]
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "Matrix\nConcatenation"
SrcPort 1
Points [25, 0]
Branch {
Points [0, -45]
DstBlock "Abs1"
DstPort 1
}
Branch {
DstBlock "Matrix\nConcatenation1"
DstPort 3
}
}
Line {
SrcBlock "Gain"
SrcPort 1
Points [5, 0]
Branch {
DstBlock "Complex to\nReal-Imag"
DstPort 1
}
Branch {
DstBlock "Complex to\nReal-Imag1"
DstPort 1
}
}
Line {
SrcBlock "Complex to\nReal-Imag1"
SrcPort 1
DstBlock "Matrix\nConcatenation"
DstPort 2
}
Line {
SrcBlock "Complex to\nReal-Imag"
SrcPort 1
DstBlock "Matrix\nConcatenation"
DstPort 1
}
Line {
SrcBlock "Sum"
SrcPort 1
Points [30, 0]
Branch {
DstBlock "Abs2"
DstPort 1
}
Branch {
DstBlock "Matrix\nConcatenation1"
DstPort 2
}
}
Line {
SrcBlock "Abs1"
SrcPort 1
DstBlock "Sum"
DstPort 2
}
Line {
SrcBlock "Constant1"
SrcPort 1
Points [15, 0]
DstBlock "Sum"
DstPort 1
}
Line {
SrcBlock "Constant2"
SrcPort 1
Points [25, 0]
DstBlock "Sum1"
DstPort 1
}
Line {
SrcBlock "Abs2"
SrcPort 1
DstBlock "Sum1"
DstPort 2
}
Line {
SrcBlock "Selector"
SrcPort 1
DstBlock "Out1"
DstPort 1
}
Line {
SrcBlock "Sum1"
SrcPort 1
DstBlock "Matrix\nConcatenation1"
DstPort 1
}
Line {
SrcBlock "In1"
SrcPort 1
DstBlock "Gain"
DstPort 1
}
Line {
SrcBlock "Matrix\nConcatenation1"
SrcPort 1
DstBlock "Selector"
DstPort 1
}
}
}
Block {
BlockType Display
Name "Display1"
Ports [1]
Position [250, 264, 330, 326]
ShowName off
Decimation "1"
}
Block {
BlockType Display
Name "Display2"
Ports [1]
Position [570, 259, 650, 321]
ShowName off
Decimation "1"
}
Block {
BlockType Reference
Name "Error Rate Calculation1"
Ports [2, 1]
Position [145, 275, 230, 315]
ShowName off
SourceBlock "commsink2/Error Rate\nCalculation"
SourceType "Error Rate Calculation"
N "188*17*8"
st_delay "0"
cp_mode "Entire frame"
subframe "[]"
PMode "Port"
WsName "e2"
RsMode2 off
stop off
numErr "100"
maxBits "1e6"
}
Block {
BlockType Reference
Name "Error Rate Calculation2"
Ports [2, 1]
Position [460, 270, 545, 310]
ShowName off
SourceBlock "commsink2/Error Rate\nCalculation"
SourceType "Error Rate Calculation"
N "1632*6"
st_delay "0"
cp_mode "Entire frame"
subframe "[]"
PMode "Port"
WsName "e1"
RsMode2 off
stop off
numErr "100"
maxBits "1e6"
}
Block {
BlockType SubSystem
Name "Inner Coder"
Ports [1, 1]
Position [460, 112, 535, 168]
ShowName off
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
MaskDisplay "disp('Rate 3/4\\nPunctured\\nConvolutional\\nCo"
"de');"
MaskIconFrame on
MaskIconOpaque on
MaskIconRotate "none"
MaskIconUnits "autoscale"
System {
Name "Inner Coder"
Location [360, 232, 959, 377]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
ZoomFactor "100"
Block {
BlockType Inport
Name "Uncoded symbols"
Position [60, 58, 90, 72]
Port "1"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Reference
Name "Convolutional \nEncoder"
Ports [1, 1]
Position [135, 42, 220, 88]
SourceBlock "commcnvcod2/Convolutional\nEncoder"
SourceType "Convolutional Encoder"
trellis "poly2trellis(7, [171 133])"
reset "None"
}
Block {
BlockType Reference
Name "Puncture"
Ports [1, 1]
Position [265, 43, 345, 87]
SourceBlock "commsequence2/Puncture"
SourceType "Puncture"
punctureVector "[1 1 0 1 1 0]'"
}
Block {
BlockType Outport
Name "Coded bits"
Position [505, 58, 535, 72]
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "Convolutional \nEncoder"
SrcPort 1
DstBlock "Puncture"
DstPort 1
}
Line {
SrcBlock "Uncoded symbols"
SrcPort 1
DstBlock "Convolutional \nEncoder"
DstPort 1
}
Line {
SrcBlock "Puncture"
SrcPort 1
DstBlock "Coded bits"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "Inner Decoder"
Ports [1, 1]
Position [460, 423, 535, 477]
Orientation "left"
ShowName off
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
MaskDisplay "disp('Viterbi\\nDecoder')"
MaskIconFrame on
MaskIconOpaque on
MaskIconRotate "none"
MaskIconUnits "autoscale"
System {
Name "Inner Decoder"
Location [191, 247, 772, 403]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
ZoomFactor "100"
Block {
BlockType Inport
Name "Received bits"
Position [40, 78, 70, 92]
Port "1"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Reference
Name "Delay"
Ports [1, 1]
Position [405, 65, 460, 105]
SourceBlock "dspsigops/Delay"
SourceType "Delay"
dly_unit "Samples"
delay "584+69"
ic_detail off
dif_ic_for_ch off
dif_ic_for_dly off
ic "0"
reset_popup "None"
}
Block {
BlockType Reference
Name "Insert Zero"
Ports [1, 1]
Position [145, 63, 225, 107]
SourceBlock "commsequence2/Insert Zero"
SourceType "Insert Zero"
insertZeroVector "[1 1 0 1 1 0]'"
}
Block {
BlockType Reference
Name "Viterbi Decoder"
Ports [1, 1]
Position [275, 59, 365, 111]
SourceBlock "commcnvcod2/Viterbi Decoder"
SourceType "Viterbi Decoder"
trellis "poly2trellis(7, [171 133])"
dectype "Unquantized"
nsdecb "4"
tbdepth "136"
opmode "Continuous"
reset off
}
Block {
BlockType Outport
Name "Decoded symbols"
Position [505, 78, 535, 92]
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "Viterbi Decoder"
SrcPort 1
DstBlock "Delay"
DstPort 1
}
Line {
SrcBlock "Insert Zero"
SrcPort 1
DstBlock "Viterbi Decoder"
DstPort 1
}
Line {
SrcBlock "Received bits"
SrcPort 1
DstBlock "Insert Zero"
DstPort 1
}
Line {
SrcBlock "Delay"
SrcPort 1
DstBlock "Decoded symbols"
DstPort 1
}
Annotation {
Name "Align on 1632-bit \nframe boundary"
Position [430, 36]
FontName "MS Sans Serif"
}
}
}
Block {
BlockType Reference
Name "Integer to Bit\nConverter 1"
Ports [1, 1]
Position [80, 200, 160, 240]
Orientation "down"
NamePlacement "alternate"
ShowName off
SourceBlock "commutil2/Integer to Bit\nConverter"
SourceType "Integer to Bit Converter"
nbits "8"
}
Block {
BlockType Reference
Name "Integer to Bit\nConverter 2"
Ports [1, 1]
Position [80, 355, 160, 395]
Orientation "up"
NamePlacement "alternate"
ShowName off
SourceBlock "commutil2/Integer to Bit\nConverter"
SourceType "Integer to Bit Converter"
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -