⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 cmosinv.sch

📁 dsch第2版本
💻 SCH
字号:
DSCH 2.0d
VERSION 10/07/00 21:14:53
BB(26,-5,94,60)
SYM  #nmos
BB(50,30,70,50)
TITLE 65 35  #nmos
MODEL 901
PROP   2.0u 0.25u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
REC(0,0,0,0,r)
VIS 0
PIN(70,50,0.000,0.000)source
PIN(50,40,0.000,0.000)gate
PIN(70,30,1.000,1.000)drain
LIG(60,40,50,40)
LIG(60,34,60,46)
LIG(62,34,62,46)
LIG(70,46,62,46)
LIG(70,50,70,46)
LIG(70,34,62,34)
LIG(70,30,70,34)
VLG      nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(50,10,70,30)
TITLE 65 15  #pmos
MODEL 902
PROP   2.0u 0.25u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
REC(0,0,0,0,r)
VIS 0
PIN(70,10,0.000,0.000)source
PIN(50,20,0.000,0.000)gate
PIN(70,30,1.000,1.000)drain
LIG(50,20,56,20)
LIG(58,20,58,20)
LIG(60,14,60,26)
LIG(62,14,62,26)
LIG(70,26,62,26)
LIG(70,30,70,26)
LIG(70,14,62,14)
LIG(70,10,70,14)
VLG    pmos pmos(drain,source,gate);
FSYM
SYM  #button1
BB(26,26,35,34)
TITLE 30 30  #button
MODEL 59
PROP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
REC(27,27,6,6,r)
VIS 1
PIN(35,30,0.000,0.000)In
LIG(34,30,35,30)
LIG(26,26,26,34)
LIG(34,26,26,26)
LIG(34,34,34,26)
LIG(26,34,34,34)
LIG(27,27,27,33)
LIG(33,27,27,27)
LIG(33,33,33,27)
LIG(27,33,33,33)
FSYM
SYM  #vdd
BB(65,-5,75,5)
TITLE 68 1  #vdd
MODEL 1
PROP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
REC(0,-5,0,0,r)
VIS 4
PIN(70,5,0.000,0.000)vdd
LIG(70,5,70,0)
LIG(70,0,65,0)
LIG(65,0,70,-5)
LIG(70,-5,75,0)
LIG(75,0,70,0)
FSYM
SYM  #light1
BB(88,15,94,29)
TITLE 90 30  #light
MODEL 49
PROP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
REC(89,17,4,5,r)
VIS 1
PIN(90,30,0.000,0.000)Inv
LIG(93,22,93,17)
LIG(93,17,92,16)
LIG(89,17,89,22)
LIG(92,27,92,24)
LIG(91,27,94,27)
LIG(91,29,93,27)
LIG(92,29,94,27)
LIG(88,24,94,24)
LIG(90,24,90,30)
LIG(88,22,88,24)
LIG(94,22,88,22)
LIG(94,24,94,22)
LIG(90,16,89,17)
LIG(92,16,90,16)
FSYM
SYM  #vss
BB(65,52,75,60)
TITLE 69 57  #vss
MODEL 0
PROP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
REC(65,50,0,0,b)
VIS 0
PIN(70,50,0.000,0.000)vss
LIG(70,50,70,55)
LIG(65,55,75,55)
LIG(65,58,67,55)
LIG(67,58,69,55)
LIG(69,58,71,55)
LIG(71,58,73,55)
FSYM
CNC(50 30)
LIG(50,20,50,40)
LIG(50,30,35,30)
LIG(70,30,90,30)
LIG(70,10,70,5)
FFIG C:\Dsch 2.0\Manual uw2\cmosInv.sch

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -