⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 time_sim.v

📁 Verilog源码15.rar
💻 V
📖 第 1 页 / 共 3 页
字号:
    (\sub_25/u6/S0_1/CY4_1/CY4_32/ZERO ));    X_ONE \sub_25/u6/S0_1/CY4_1/CY4_32/X_ONE  (.OUT     (\sub_25/u6/S0_1/CY4_1/CY4_32/ONE ));    X_AND3 \sub_25/u6/S0_1/CY4_0/CY4/AND3_A_248  (.IN0     (\sub_25/u6/S0_1/CY4_0/C7 ), .IN1 (\sub_25/u6/S0_1/CY4_0/CY4/AND3_A_1_INV )    , .IN2 (\sub_25/u6/S0_1/CY4_0/CY4/AND3_A_2_INV ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/AND3_A ));    X_AND3 \sub_25/u6/S0_1/CY4_0/CY4/AND3_B_249  (.IN0     (\sub_25/u6/S0_1/CY4_0/CY4/AND3_B_0_INV ), .IN1 (\sub_25/u6/S0_1/CY4_0/C5 )    , .IN2 (\sub_25/u6/S0_1/CY4_0/CY4/AND3_B_2_INV ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/AND3_B ));    X_AND3 \sub_25/u6/S0_1/CY4_0/CY4/AND3_C_250  (.IN0 (n172), .IN1     (\sub_25/u6/S0_1/CY4_0/C5 ), .IN2 (\sub_25/u6/S0_1/CY4_0/C4 ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/AND3_C ));    X_OR3 \sub_25/u6/S0_1/CY4_0/CY4/MUXC_OUT_251  (.IN0     (\sub_25/u6/S0_1/CY4_0/CY4/AND3_A ), .IN1     (\sub_25/u6/S0_1/CY4_0/CY4/AND3_B ), .IN2     (\sub_25/u6/S0_1/CY4_0/CY4/AND3_C ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/MUXC_OUT ));    X_AND2 \sub_25/u6/S0_1/CY4_0/CY4/C1_AND_252  (.IN0     (\sub_25/u6/S0_1/CY4_0/C1 ), .IN1 (\sub_25/u6/S0_1/CY4_0/CY4/C1_AND_1_INV )    , .OUT (\sub_25/u6/S0_1/CY4_0/CY4/C1_AND ));    X_AND2 \sub_25/u6/S0_1/CY4_0/CY4/C0_AND_253  (.IN0     (\sub_25/u6/S0_1/CY4_0/C0 ), .IN1 (\sub_25/n20 ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/C0_AND ));    X_OR2 \sub_25/u6/S0_1/CY4_0/CY4/MUXA_OUT_254  (.IN0     (\sub_25/u6/S0_1/CY4_0/CY4/C0_AND ), .IN1     (\sub_25/u6/S0_1/CY4_0/CY4/C1_AND ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/MUXA_OUT_2_INV ));    X_AND2 \sub_25/u6/S0_1/CY4_0/CY4/F2_AND_255  (.IN0 (VCC), .IN1     (\sub_25/u6/S0_1/CY4_0/C7 ), .OUT (\sub_25/u6/S0_1/CY4_0/CY4/F2_AND ));    X_XOR2 \sub_25/u6/S0_1/CY4_0/CY4/F2_XOR_256  (.IN0     (\sub_25/u6/S0_1/CY4_0/CY4/F2_AND ), .IN1     (\sub_25/u6/S0_1/CY4_0/CY4/MUXA_OUT ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/F2_XOR ));    X_XOR2 \sub_25/u6/S0_1/CY4_0/CY4/F1_XOR_257  (.IN0     (\sub_25/u6/S0_1/CY4_0/CY4/F2_XOR ), .IN1 (n172), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/F1_XOR ));    X_AND2 \sub_25/u6/S0_1/CY4_0/CY4/C2_AND_258  (.IN0     (\sub_25/u6/S0_1/CY4_0/C2 ), .IN1 (\sub_25/u6/S0_1/CY4_0/CY4/C2_AND_1_INV )    , .OUT (\sub_25/u6/S0_1/CY4_0/CY4/C2_AND ));    X_AND2 \sub_25/u6/S0_1/CY4_0/CY4/C3_AND_259  (.IN0     (\sub_25/u6/S0_1/CY4_0/C3 ), .IN1 (\sub_25/u6/S0_1/CY4_0/CY4/F1_XOR ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/C3_AND ));    X_OR2 \sub_25/u6/S0_1/CY4_0/CY4/MUXB_OUT_260  (.IN0     (\sub_25/u6/S0_1/CY4_0/CY4/C2_AND ), .IN1     (\sub_25/u6/S0_1/CY4_0/CY4/C3_AND ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/MUXB_OUT ));    X_AND2 \sub_25/u6/S0_1/CY4_0/CY4/CIN_AND_261  (.IN0 (VCC), .IN1     (\sub_25/u6/S0_1/CY4_0/CY4/MUXB_OUT ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/CIN_AND ));    X_AND2 \sub_25/u6/S0_1/CY4_0/CY4/MUXC_AND_262  (.IN0     (\sub_25/u6/S0_1/CY4_0/CY4/MUXC_OUT ), .IN1     (\sub_25/u6/S0_1/CY4_0/CY4/MUXC_AND_1_INV ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/MUXC_AND ));    X_OR2 \sub_25/u6/S0_1/CY4_0/CY4/COUT0  (.IN0     (\sub_25/u6/S0_1/CY4_0/CY4/CIN_AND ), .IN1     (\sub_25/u6/S0_1/CY4_0/CY4/MUXC_AND ), .OUT (\sub_25/u6/S0_1/CO_1 ));    X_AND2 \sub_25/u6/S0_1/CY4_0/CY4/G1_AND_264  (.IN0 (VCC), .IN1     (\sub_25/u6/S0_1/CY4_0/C7 ), .OUT (\sub_25/u6/S0_1/CY4_0/CY4/G1_AND ));    X_XOR2 \sub_25/u6/S0_1/CY4_0/CY4/G1_XOR_265  (.IN0     (\sub_25/u6/S0_1/CY4_0/CY4/G1_AND ), .IN1     (\sub_25/u6/S0_1/CY4_0/CY4/MUXA_OUT ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/G1_XOR ));    X_XOR2 \sub_25/u6/S0_1/CY4_0/CY4/G4_XOR_266  (.IN0     (\sub_25/u6/S0_1/CY4_0/CY4/G1_XOR ), .IN1 (n171), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/G4_XOR ));    X_AND2 \sub_25/u6/S0_1/CY4_0/CY4/C6_AND_267  (.IN0     (\sub_25/u6/S0_1/CY4_0/C6 ), .IN1 (\sub_25/u6/S0_1/CY4_0/CY4/G4_XOR ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/C6_AND ));    X_OR2 \sub_25/u6/S0_1/CY4_0/CY4/C6_OR_268  (.IN0     (\sub_25/u6/S0_1/CY4_0/CY4/C6_OR_0_INV ), .IN1     (\sub_25/u6/S0_1/CY4_0/CY4/C6_AND ), .OUT (\sub_25/u6/S0_1/CY4_0/CY4/C6_OR )    );    X_AND2 \sub_25/u6/S0_1/CY4_0/CY4/COUT0_AND_269  (.IN0     (\sub_25/u6/S0_1/CO_1 ), .IN1 (\sub_25/u6/S0_1/CY4_0/CY4/C6_OR ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/COUT0_AND ));    X_AND2 \sub_25/u6/S0_1/CY4_0/CY4/G4_AND_270  (.IN0 (n171), .IN1     (\sub_25/u6/S0_1/CY4_0/CY4/G4_AND_1_INV ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/G4_AND ));    X_OR2 \sub_25/u6/S0_1/CY4_0/CY4/COUT  (.IN0     (\sub_25/u6/S0_1/CY4_0/CY4/COUT0_AND ), .IN1     (\sub_25/u6/S0_1/CY4_0/CY4/G4_AND ), .OUT (\sub_25/u6/S0_1/CO_2 ));    X_BUF \sub_25/u6/S0_1/CY4_0/CY4_33/C0BUF  (.IN     (\sub_25/u6/S0_1/CY4_0/CY4_33/ONE ), .OUT (\sub_25/u6/S0_1/CY4_0/C0 ));    X_BUF \sub_25/u6/S0_1/CY4_0/CY4_33/C1BUF  (.IN     (\sub_25/u6/S0_1/CY4_0/CY4_33/ZERO ), .OUT (\sub_25/u6/S0_1/CY4_0/C1 ));    X_BUF \sub_25/u6/S0_1/CY4_0/CY4_33/C2BUF  (.IN     (\sub_25/u6/S0_1/CY4_0/CY4_33/ZERO ), .OUT (\sub_25/u6/S0_1/CY4_0/C2 ));    X_BUF \sub_25/u6/S0_1/CY4_0/CY4_33/C3BUF  (.IN     (\sub_25/u6/S0_1/CY4_0/CY4_33/ZERO ), .OUT (\sub_25/u6/S0_1/CY4_0/C3 ));    X_BUF \sub_25/u6/S0_1/CY4_0/CY4_33/C4BUF  (.IN     (\sub_25/u6/S0_1/CY4_0/CY4_33/ONE ), .OUT (\sub_25/u6/S0_1/CY4_0/C4 ));    X_BUF \sub_25/u6/S0_1/CY4_0/CY4_33/C5BUF  (.IN     (\sub_25/u6/S0_1/CY4_0/CY4_33/ONE ), .OUT (\sub_25/u6/S0_1/CY4_0/C5 ));    X_BUF \sub_25/u6/S0_1/CY4_0/CY4_33/C6BUF  (.IN     (\sub_25/u6/S0_1/CY4_0/CY4_33/ONE ), .OUT (\sub_25/u6/S0_1/CY4_0/C6 ));    X_BUF \sub_25/u6/S0_1/CY4_0/CY4_33/C7BUF  (.IN     (\sub_25/u6/S0_1/CY4_0/CY4_33/ZERO ), .OUT (\sub_25/u6/S0_1/CY4_0/C7 ));    X_ZERO \sub_25/u6/S0_1/CY4_0/CY4_33/X_ZERO  (.OUT     (\sub_25/u6/S0_1/CY4_0/CY4_33/ZERO ));    X_ONE \sub_25/u6/S0_1/CY4_0/CY4_33/X_ONE  (.OUT     (\sub_25/u6/S0_1/CY4_0/CY4_33/ONE ));    X_XOR2 \sub_25/u6/S0_1/XOR3_G_SUM_1/DNCNT44<3>/2_0  (.IN0     (\sub_25/u6/S0_1/XOR3_G_SUM_1/DNCNT44[3]/2_0_0_INV ), .IN1     (\sub_25/u6/S0_1/CO_3 ), .OUT (\sub_25/u6/S0_1/XOR3_G_SUM_1/2_0 ));    X_XOR2 \sub_25/u6/S0_1/XOR3_G_SUM_1/DNCNT44<3>  (.IN0     (\sub_25/u6/S0_1/XOR3_G_SUM_1/2_0 ), .IN1 (n169), .OUT (DNCNT44[3]));    X_XOR2 \sub_25/u6/S0_1/XOR2_F_SUM_1/DNCNT44<2>/2_0  (.IN0     (\sub_25/u6/S0_1/XOR2_F_SUM_1/DNCNT44[2]/2_0_0_INV ), .IN1     (\sub_25/u6/S0_1/CO_2 ), .OUT (\sub_25/u6/S0_1/XOR2_F_SUM_1/2_0 ));    X_XOR2 \sub_25/u6/S0_1/XOR2_F_SUM_1/DNCNT44<2>  (.IN0     (\sub_25/u6/S0_1/XOR2_F_SUM_1/2_0 ), .IN1 (n170), .OUT (DNCNT44[2]));    X_XOR2 \sub_25/u6/S0_1/XOR1_G_SUM_0/DNCNT44<1>/2_0  (.IN0     (\sub_25/u6/S0_1/XOR1_G_SUM_0/DNCNT44[1]/2_0_0_INV ), .IN1     (\sub_25/u6/S0_1/CO_1 ), .OUT (\sub_25/u6/S0_1/XOR1_G_SUM_0/2_0 ));    X_XOR2 \sub_25/u6/S0_1/XOR1_G_SUM_0/DNCNT44<1>  (.IN0     (\sub_25/u6/S0_1/XOR1_G_SUM_0/2_0 ), .IN1 (n171), .OUT (DNCNT44[1]));    X_CKBUF \U81/clkbuf  (.IN (\U81/clkio_bufsig ), .OUT (n108));    X_BUF \U81/clkio_buf  (.IN (CLOCK), .OUT (\U81/clkio_bufsig ));    X_INV \add_24/u6/S0_1/CY4_1/CY4/AND3_A_1_INV_335  (.IN     (\add_24/u6/S0_1/CY4_1/C5 ), .OUT (\add_24/u6/S0_1/CY4_1/CY4/AND3_A_1_INV )    );    X_INV \add_24/u6/S0_1/CY4_1/CY4/AND3_A_2_INV_336  (.IN     (\add_24/u6/S0_1/CY4_1/C4 ), .OUT (\add_24/u6/S0_1/CY4_1/CY4/AND3_A_2_INV )    );    X_INV \add_24/u6/S0_1/CY4_1/CY4/AND3_B_0_INV_337  (.IN (\add_24/n19 ), .OUT     (\add_24/u6/S0_1/CY4_1/CY4/AND3_B_0_INV ));    X_INV \add_24/u6/S0_1/CY4_1/CY4/AND3_B_2_INV_338  (.IN     (\add_24/u6/S0_1/CY4_1/C4 ), .OUT (\add_24/u6/S0_1/CY4_1/CY4/AND3_B_2_INV )    );    X_INV \add_24/u6/S0_1/CY4_1/CY4/C1_AND_1_INV_339  (.IN     (\add_24/u6/S0_1/CY4_1/C0 ), .OUT (\add_24/u6/S0_1/CY4_1/CY4/C1_AND_1_INV )    );    X_INV \add_24/u6/S0_1/CY4_1/CY4/MUXA_OUT_2_INV_340  (.IN     (\add_24/u6/S0_1/CY4_1/CY4/MUXA_OUT_2_INV ), .OUT     (\add_24/u6/S0_1/CY4_1/CY4/MUXA_OUT ));    X_INV \add_24/u6/S0_1/CY4_1/CY4/C2_AND_1_INV_341  (.IN     (\add_24/u6/S0_1/CY4_1/C3 ), .OUT (\add_24/u6/S0_1/CY4_1/CY4/C2_AND_1_INV )    );    X_INV \add_24/u6/S0_1/CY4_1/CY4/MUXC_AND_1_INV_342  (.IN     (\add_24/u6/S0_1/CY4_1/CY4/MUXB_OUT ), .OUT     (\add_24/u6/S0_1/CY4_1/CY4/MUXC_AND_1_INV ));    X_INV \add_24/u6/S0_1/CY4_1/CY4/C6_OR_0_INV_343  (.IN     (\add_24/u6/S0_1/CY4_1/C6 ), .OUT (\add_24/u6/S0_1/CY4_1/CY4/C6_OR_0_INV ));    X_INV \add_24/u6/S0_1/CY4_1/CY4/G4_AND_1_INV_344  (.IN     (\add_24/u6/S0_1/CY4_1/CY4/C6_OR ), .OUT     (\add_24/u6/S0_1/CY4_1/CY4/G4_AND_1_INV ));    X_INV \add_24/u6/S0_1/CY4_0/CY4/AND3_A_1_INV_345  (.IN     (\add_24/u6/S0_1/CY4_0/C5 ), .OUT (\add_24/u6/S0_1/CY4_0/CY4/AND3_A_1_INV )    );    X_INV \add_24/u6/S0_1/CY4_0/CY4/AND3_A_2_INV_346  (.IN     (\add_24/u6/S0_1/CY4_0/C4 ), .OUT (\add_24/u6/S0_1/CY4_0/CY4/AND3_A_2_INV )    );    X_INV \add_24/u6/S0_1/CY4_0/CY4/AND3_B_0_INV_347  (.IN (\add_24/n19 ), .OUT     (\add_24/u6/S0_1/CY4_0/CY4/AND3_B_0_INV ));    X_INV \add_24/u6/S0_1/CY4_0/CY4/AND3_B_2_INV_348  (.IN     (\add_24/u6/S0_1/CY4_0/C4 ), .OUT (\add_24/u6/S0_1/CY4_0/CY4/AND3_B_2_INV )    );    X_INV \add_24/u6/S0_1/CY4_0/CY4/C1_AND_1_INV_349  (.IN     (\add_24/u6/S0_1/CY4_0/C0 ), .OUT (\add_24/u6/S0_1/CY4_0/CY4/C1_AND_1_INV )    );    X_INV \add_24/u6/S0_1/CY4_0/CY4/MUXA_OUT_2_INV_350  (.IN     (\add_24/u6/S0_1/CY4_0/CY4/MUXA_OUT_2_INV ), .OUT     (\add_24/u6/S0_1/CY4_0/CY4/MUXA_OUT ));    X_INV \add_24/u6/S0_1/CY4_0/CY4/C2_AND_1_INV_351  (.IN     (\add_24/u6/S0_1/CY4_0/C3 ), .OUT (\add_24/u6/S0_1/CY4_0/CY4/C2_AND_1_INV )    );    X_INV \add_24/u6/S0_1/CY4_0/CY4/MUXC_AND_1_INV_352  (.IN     (\add_24/u6/S0_1/CY4_0/CY4/MUXB_OUT ), .OUT     (\add_24/u6/S0_1/CY4_0/CY4/MUXC_AND_1_INV ));    X_INV \add_24/u6/S0_1/CY4_0/CY4/C6_OR_0_INV_353  (.IN     (\add_24/u6/S0_1/CY4_0/C6 ), .OUT (\add_24/u6/S0_1/CY4_0/CY4/C6_OR_0_INV ));    X_INV \add_24/u6/S0_1/CY4_0/CY4/G4_AND_1_INV_354  (.IN     (\add_24/u6/S0_1/CY4_0/CY4/C6_OR ), .OUT     (\add_24/u6/S0_1/CY4_0/CY4/G4_AND_1_INV ));    X_INV \sub_25/u6/S0_1/CY4_1/CY4/AND3_A_1_INV_355  (.IN     (\sub_25/u6/S0_1/CY4_1/C5 ), .OUT (\sub_25/u6/S0_1/CY4_1/CY4/AND3_A_1_INV )    );    X_INV \sub_25/u6/S0_1/CY4_1/CY4/AND3_A_2_INV_356  (.IN     (\sub_25/u6/S0_1/CY4_1/C4 ), .OUT (\sub_25/u6/S0_1/CY4_1/CY4/AND3_A_2_INV )    );    X_INV \sub_25/u6/S0_1/CY4_1/CY4/AND3_B_0_INV_357  (.IN (\sub_25/n20 ), .OUT     (\sub_25/u6/S0_1/CY4_1/CY4/AND3_B_0_INV ));    X_INV \sub_25/u6/S0_1/CY4_1/CY4/AND3_B_2_INV_358  (.IN     (\sub_25/u6/S0_1/CY4_1/C4 ), .OUT (\sub_25/u6/S0_1/CY4_1/CY4/AND3_B_2_INV )    );    X_INV \sub_25/u6/S0_1/CY4_1/CY4/C1_AND_1_INV_359  (.IN     (\sub_25/u6/S0_1/CY4_1/C0 ), .OUT (\sub_25/u6/S0_1/CY4_1/CY4/C1_AND_1_INV )    );    X_INV \sub_25/u6/S0_1/CY4_1/CY4/MUXA_OUT_2_INV_360  (.IN     (\sub_25/u6/S0_1/CY4_1/CY4/MUXA_OUT_2_INV ), .OUT     (\sub_25/u6/S0_1/CY4_1/CY4/MUXA_OUT ));    X_INV \sub_25/u6/S0_1/CY4_1/CY4/C2_AND_1_INV_361  (.IN     (\sub_25/u6/S0_1/CY4_1/C3 ), .OUT (\sub_25/u6/S0_1/CY4_1/CY4/C2_AND_1_INV )    );    X_INV \sub_25/u6/S0_1/CY4_1/CY4/MUXC_AND_1_INV_362  (.IN     (\sub_25/u6/S0_1/CY4_1/CY4/MUXB_OUT ), .OUT     (\sub_25/u6/S0_1/CY4_1/CY4/MUXC_AND_1_INV ));    X_INV \sub_25/u6/S0_1/CY4_1/CY4/C6_OR_0_INV_363  (.IN     (\sub_25/u6/S0_1/CY4_1/C6 ), .OUT (\sub_25/u6/S0_1/CY4_1/CY4/C6_OR_0_INV ));    X_INV \sub_25/u6/S0_1/CY4_1/CY4/G4_AND_1_INV_364  (.IN     (\sub_25/u6/S0_1/CY4_1/CY4/C6_OR ), .OUT     (\sub_25/u6/S0_1/CY4_1/CY4/G4_AND_1_INV ));    X_INV \sub_25/u6/S0_1/CY4_0/CY4/AND3_A_1_INV_365  (.IN     (\sub_25/u6/S0_1/CY4_0/C5 ), .OUT (\sub_25/u6/S0_1/CY4_0/CY4/AND3_A_1_INV )    );    X_INV \sub_25/u6/S0_1/CY4_0/CY4/AND3_A_2_INV_366  (.IN     (\sub_25/u6/S0_1/CY4_0/C4 ), .OUT (\sub_25/u6/S0_1/CY4_0/CY4/AND3_A_2_INV )    );    X_INV \sub_25/u6/S0_1/CY4_0/CY4/AND3_B_0_INV_367  (.IN (\sub_25/n20 ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/AND3_B_0_INV ));    X_INV \sub_25/u6/S0_1/CY4_0/CY4/AND3_B_2_INV_368  (.IN     (\sub_25/u6/S0_1/CY4_0/C4 ), .OUT (\sub_25/u6/S0_1/CY4_0/CY4/AND3_B_2_INV )    );    X_INV \sub_25/u6/S0_1/CY4_0/CY4/C1_AND_1_INV_369  (.IN     (\sub_25/u6/S0_1/CY4_0/C0 ), .OUT (\sub_25/u6/S0_1/CY4_0/CY4/C1_AND_1_INV )    );    X_INV \sub_25/u6/S0_1/CY4_0/CY4/MUXA_OUT_2_INV_370  (.IN     (\sub_25/u6/S0_1/CY4_0/CY4/MUXA_OUT_2_INV ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/MUXA_OUT ));    X_INV \sub_25/u6/S0_1/CY4_0/CY4/C2_AND_1_INV_371  (.IN     (\sub_25/u6/S0_1/CY4_0/C3 ), .OUT (\sub_25/u6/S0_1/CY4_0/CY4/C2_AND_1_INV )    );    X_INV \sub_25/u6/S0_1/CY4_0/CY4/MUXC_AND_1_INV_372  (.IN     (\sub_25/u6/S0_1/CY4_0/CY4/MUXB_OUT ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/MUXC_AND_1_INV ));    X_INV \sub_25/u6/S0_1/CY4_0/CY4/C6_OR_0_INV_373  (.IN     (\sub_25/u6/S0_1/CY4_0/C6 ), .OUT (\sub_25/u6/S0_1/CY4_0/CY4/C6_OR_0_INV ));    X_INV \sub_25/u6/S0_1/CY4_0/CY4/G4_AND_1_INV_374  (.IN     (\sub_25/u6/S0_1/CY4_0/CY4/C6_OR ), .OUT     (\sub_25/u6/S0_1/CY4_0/CY4/G4_AND_1_INV ));    X_INV \add_24/u6/S0_1/XOR3_G_SUM_1/UPCNT37<3>/2_0_0_INV_375  (.IN     (\add_24/n19 ), .OUT (\add_24/u6/S0_1/XOR3_G_SUM_1/UPCNT37[3]/2_0_0_INV ));    X_INV \add_24/u6/S0_1/XOR2_F_SUM_1/UPCNT37<2>/2_0_0_INV_376  (.IN     (\add_24/n19 ), .OUT (\add_24/u6/S0_1/XOR2_F_SUM_1/UPCNT37[2]/2_0_0_INV ));    X_INV \add_24/u6/S0_1/XOR1_G_SUM_0/UPCNT37<1>/2_0_0_INV_377  (.IN     (\add_24/n19 ), .OUT (\add_24/u6/S0_1/XOR1_G_SUM_0/UPCNT37[1]/2_0_0_INV ));    X_INV \sub_25/u6/S0_1/XOR3_G_SUM_1/DNCNT44<3>/2_0_0_INV_378  (.IN     (\sub_25/n20 ), .OUT (\sub_25/u6/S0_1/XOR3_G_SUM_1/DNCNT44[3]/2_0_0_INV ));    X_INV \sub_25/u6/S0_1/XOR2_F_SUM_1/DNCNT44<2>/2_0_0_INV_379  (.IN     (\sub_25/n20 ), .OUT (\sub_25/u6/S0_1/XOR2_F_SUM_1/DNCNT44[2]/2_0_0_INV ));    X_INV \sub_25/u6/S0_1/XOR1_G_SUM_0/DNCNT44<1>/2_0_0_INV_380  (.IN     (\sub_25/n20 ), .OUT (\sub_25/u6/S0_1/XOR1_G_SUM_0/DNCNT44[1]/2_0_0_INV ));    X_INV \U83/$1I20_GTS_TRI_2_INV_381  (.IN (GTS), .OUT     (\U83/$1I20_GTS_TRI_2_INV ));    X_INV \U84/$1I20_GTS_TRI_2_INV_382  (.IN (GTS), .OUT     (\U84/$1I20_GTS_TRI_2_INV ));    X_INV \U85/$1I20_GTS_TRI_2_INV_383  (.IN (GTS), .OUT     (\U85/$1I20_GTS_TRI_2_INV ));    X_INV \U86/$1I20_GTS_TRI_2_INV_384  (.IN (GTS), .OUT     (\U86/$1I20_GTS_TRI_2_INV ));    X_INV \U87/$1I20_GTS_TRI_2_INV_385  (.IN (GTS), .OUT     (\U87/$1I20_GTS_TRI_2_INV ));    X_INV \U88/$1I20_GTS_TRI_2_INV_386  (.IN (GTS), .OUT     (\U88/$1I20_GTS_TRI_2_INV ));    X_INV \U89/$1I20_GTS_TRI_2_INV_387  (.IN (GTS), .OUT     (\U89/$1I20_GTS_TRI_2_INV ));    X_INV \U90/$1I20_GTS_TRI_2_INV_388  (.IN (GTS), .OUT     (\U90/$1I20_GTS_TRI_2_INV ));    X_ONE VCC_389 (.OUT (VCC));    X_ZERO GND_390 (.OUT (GND));    X_PD NGD2VER_PD_244 (.OUT (GSR) );    X_PD NGD2VER_PD_246 (.OUT (GTS) );  endmodule

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -