hardware logic - readme.txt

无线耳机通讯用CPLD的VHDL源码

VHDL Source Code for the RFW102 Hardware Logic Ver- 1.0
=======================================================


File Structure:
--------------- 

Top Entity : wireless_usb
Packages : pck_crc16_d8 , wireless_usb_pack.
Modules : receiver , transmitter , crc16