📄 ports.b
字号:
data register write
Notes: if register 1F6h/176h bit 0 = 0, controls drive selected by
register 1F3h/173h bits 3-2
if register 1F6h/176h bit 0 = 1, controls drive not selected by
register 1F3h/173h bits 3-2, if register 1F3h/173h bit 7 = 1
SeeAlso: #P0536,#P0539
Bitfields for OPTi "Vendetta" IDE controller internal ID register:
Bit(s) Description (Table P0538)
7 controller register access disable (write-only)
6 controller register access disable until power-down or reset
(write-only)
5-2 reserved (read-only)
1-0 reserved (11, otherwise all controller register writes blocked)
SeeAlso: #P0540
Bitfields for OPTi "Vendetta" IDE controller control register:
Bit(s) Description (Table P0539)
7 enable 1F0h-1F1h/170h-171h and 1F6h/176h bits 5-1 cycle timing
set for drive not selected by 1F3h/173h bits 3-2
6-5 reserved (read-only)
4 (primary IDE controller) minimum read wait states
0 = 2 wait states
1 = 1 wait states
(secondary IDE controller) reserved
3 enable 1F0h-1F1h/170h-171h cycle timing set for drive 1
2 enable 1F0h-1F1h/170h-171h cycle timing set for drive 0
1 reserved
0 reserved (1) (read-only)
SeeAlso: #P0540,#P0541
Bitfields for OPTi "Vendetta" IDE controller strap register:
Bit(s) Description (Table P0540)
7 reserved (1) (read-only)
6-5 revision number (read-only)
11 = chip revision in PCI configuration register 08h (see #00878)
(see #00931)
4 (primary IDE controller) DINTR state (read-only)
(secondary IDE controller) SDINTR state (read-only)
3-2 (primary IDE controller only) IDE device cycle time (read-only)
value determined by PCI config register 40h bits 1-0 (see #00931)
1 reserved (1) (read-only)
0 (primary IDE controller only) PCI CLK
0 = 33 MHz
1 = 25 MHz
SeeAlso: #P0539,#P0541,#P0538
Bitfields for OPTi "Vendetta" IDE controller miscellaneous register:
Bit(s) Description (Table P0541)
7 reserved
6 read prefetch enable
5-4 address setup time between DRD#/DWR# active and
DA2-0/DCS3#/DCS1# - 1 LCLKs
3-1 minimum number of LCLKs between DRDY# high and DRD#/DRW# inactive - 2
0 cycle timing register switch (1F0h/170h and 1F1h/171h)
SeeAlso: #P0539,#P0540
----------P01F8------------------------------
PORT 01F8 - ???
01F8 RW ???
bit 0: A20 gate control (set = A20 enabled, clear = disabled)
----------P01F901FF--------------------------
PORT 01F9-01FF - PC radio by CoZet Info Systems
Range: The I/O address range is dipswitch selectable from:
038-03F and 0B0-0BF
078-07F and 0F0-0FF
138-13F and 1B0-1BF
178-17F and 1F0-1FF
238-23F and 2B0-2BF
278-27F and 2F0-2FF
338-33F and 3B0-3BF
378-37F and 3F0-3FF
Notes: All of these addresses show a readout of FFh in initial state.
Once started, all of the addresses show FBh, whatever might happen.
--------d-P0200------------------------------
PORT 0200 - Digidesign 'Session 8' HARD-DISK RECORDING SYSTEM
SeeAlso: PORT 0300h"Digidesign"
----------P0200020F--------------------------
PORT 0200-020F - Game port reserved I/O address space
0200-0207 - Game port, eight identical addresses on some boards
0201 R- read joystick position and status (see #P0542)
0201 -W fire joystick's four one-shots
0201 RW gameport on mc-soundmachine, mc 03-04/1992: Adlib-compatible,
Covox 'voice master' & 'speech thing' compatible soundcard.
(enabled if bit1=1 in PORT 038Fh. Because it is disabled on
power-on, it cannot be found by BIOS) (see PORT 0388h-038Fh)
Bitfields for joystick position and status:
Bit(s) Description (Table P0542)
7 status B joystick button 2 / D paddle button
6 status B joystick button 1 / C paddle button
5 status A joystick button 2 / B paddle button
4 status A joystick button 1 / A paddle button
3 B joystick Y coordinate / D paddle coordinate
2 B joystick X coordinate / C paddle coordinate
1 A joystick Y coordinate / B paddle coordinate
0 A joystick X coordinate / A paddle coordinate
----------P020002FF--------------------------
PORT 0200-02FF - Sunshine uPW48, programmer for EPROM version CPU's 8748/8749
Range: 4 bit DIP switch installable in the range 20x-2Fx
0200-0203 adresses of the 8255 on the uPW48
0208-020B adresses of ??? on the uPW48 (all showing zeros)
----------P02080209--------------------------
PORT 0208-0209 - Intel 82C212B "Neat" chipset - EMS emulation control
Range: may be set to 0208, 0218, 0258, 0268, 02A8, 02B8, 02E8
----------P0208020A--------------------------
PORT 0208-020A - Chips&Technologies 82C235 "SCAT" chipset - EMS PAGE REGISTERS
Range: PORT 0208h or PORT 0218h, depending on configuration register 4Fh
(see #P0067)
SeeAlso: PORT 0022h"82C235"
0208 RW EMS page register
0209 RW EMS page register
020A RW EMS page register
----------P020C020F--------------------------
PORT 020C-020F - AIMS LAB PC Radio
Range: configurable to PORT 020Ch or PORT 030Ch
Notes: writing a value with bit 3 set to one of these ports turns on the
radio; writing a value with bit 3 clear turns it off
PORT 020Eh bits 1 indicates status of some kind
----------P02100217--------------------------
PORT 0210-0217 - Expansion unit (XT)
0210 -W latch expansion bus data
0210 R- verify expansion bus data
0211 -W clear wait, test latch
0211 R- High byte data address
0212 R- Low byte data address
0213 -W 0=enable, 1=disable expansion unit
0214 -W latch data (receiver card port)
0214 R- read data (receiver card port)
0215 R- High byte of address, then Low byte (receiver card port)
----------P02100211--------------------------
PORT 0210-0211 - Game Blaster
Range: PORT 02x0h-02x1h, x=1,2,...
0210 -W register index
0211 ?W register data
----------P02180219--------------------------
PORT 0218-0219 - Intel 82C212B "Neat" chipset - EMS emulation control
Range: base address may be set to 0208, 0218, 0258, 0268, 02A8, 02B8, or 02E8
----------P0218021A--------------------------
PORT 0218-021A - Chips&Technologies 82C235 "SCAT" chipset - EMS PAGE REGISTERS
Range: PORT 0208h or PORT 0218h, depending on configuration register 4Fh
(see #P0067)
SeeAlso: PORT 0022h"82C235"
0218 RW EMS page register
0219 RW EMS page register
021A RW EMS page register
----------P02200223--------------------------
PORT 0220-0223 - Sound Blaster / Adlib port (Stereo)
SeeAlso: PORT 0388h-0389h
0220 R- Left speaker -- Status port
0220 -W Left speaker -- Address port
0221 -W Left speaker -- Data port
0222 R- Right speaker -- Status port
0222 -W Right speaker -- Address port
0223 -W Right speaker -- Data port
----------P02200227--------------------------
PORT 0220-0227 - Soundblaster PRO and SSB 16 ASP
----------P02200228--------------------------
PORT 0220-0228 - C&T 82C570 CHIPSlink '3270' Protocol Controller
!!!chips\82c570.pdf p.7
----------P0220022F--------------------------
PORT 0220-022F - Soundblaster PRO 2.0
----------P0220022F--------------------------
PORT 0220-022F - Soundblaster PRO 4.0
Note: the FM music is accessible on 0388/0389 for compatibility.
0220 R- left FM status port
0220 -W left FM music register address port (index)
0221 RW left FM music data port
0222 R- right FM status port
0222 -W right FM music register address port (index)
0223 RW right FM music data port
0224 -W mixer register address port (index) (see #P0543)
0225 RW mixer data port
0226 -W DSP reset
0228 R- FM music status port
0228 -W FM music register address port (index)
0229 -W FM music data port
022A R- DSP read data (voice I/O and Midi)
022C -W DSP write data / write command
022C R- DSP write buffer status (bit 7)
022E R- DSP data available status (bit 7)
(Table P0543)
Values for SB Mixer register index:
Index Description PORT 0225h data
00h reset 00h = zero all mixer controls
04h voice select high nybble = left, low nybble = right
0Ah microphone gain bits 2-0 = gain
22h master gain high nybble = left, low nybble = right
26h MIDI gain high nybble = left, low nybble = right
28h CD gain high nybble = left, low nybble = right
2Eh Line In high nybble = left, low nybble = right
30h Master Left bits 7-3 = volume
31h Master Right bits 7-3 = volume
32h Voice Left bits 7-3 = volume
33h Voice Right bits 7-3 = volume
34h MIDI Left bits 7-3 = volume
35h MIDI Right bits 7-3 = volume
36h CD Left bits 7-3 = volume
37h CD Right bits 7-3 = volume
38h LineIn Left bits 7-3 = volume
39h LineIn Right bits 7-3 = volume
3Ah Microphone bits 7-3 = gain
3Bh PC speaker bits 7-3 = volume
3Ch Sound Output highest set bit is enabled source (see #P0544)
3Dh Sound Source (left) highest set bit is enabled source (see #P0544)
3Eh Sound Source (right) highest set bit is enabled source (see #P0544)
40h In gain bits 7-6 = gain
(00 = x1, 01 = x2, 10 = x4, 11 = x8)
41h Out gain (left) bits 7-6 = gain (as for In)
42h Out gain (right) bits 7-6 = gain (as for In)
43h Automatic Gain Control bit 0 = enable
44h Treble (left) bits 7-3 = volume
45h Treble (right) bits 7-3 = volume
46h Bass (left) bits 7-3 = volume
47h Bass (right) bits 7-3 = volume
Bitfields for SB Mixer sound source:
Bit(s) Description (Table P0544)
7 PC speaker???
6 MIDI left
5 MIDI right
4 LineIn left
3 LineIn right
2 CD left
1 CD right
0 microphone
Note: bits 7-5 are ignored for Sound Output register
SeeAlso: #P0543
----------P022B------------------------------
PORT 022B - GI1904 Scanner Interface Adapter
Range: PORT 026Bh, PORT 02ABh (default), PORT 02EBh, PORT 032Bh, PORT 036Bh
Range: PORT 03ABh, PORT 03EBh
----------P022C------------------------------
PORT 022C - GS-IF Scanner Interface adapter
Range: PORT 022Ch, PORT 026Ch, PORT 02ACh, PORT 02ECh (default),
PORT 032Ch, PORT 036Ch, PORT 03ACh, PORT 03ECh
Note: many SPI 400dpi/800dpi gray / H/T handy scanner by Marstek, Mustek and
others use this interface
----------P022F------------------------------
PORT 022F - mc-soundmachine, mc 03-04/1992 - SPEECH I/O
Note: An Adlib-compatible Covox 'voice master' & 'speech thing' compatible
soundcard
SeeAlso: PORT 0378h"Covox",PORT 0388h-038Fh"soundmachine"
022F RW Covox compatible speech I/O (via internal A/D converter,
each read access starts a new conversion cycle)
register enabled if bit7=1 in PORT 038Fh
----------P02300233--------------------------
PORT 0230-0233 - Adaptec 154xB/154xC SCSI adapter.
Range: four ports at any of 0130, 0134, 0230, 0234, 0330 (default) or 0334
----------P02340237--------------------------
PORT 0234-0237 - Adaptec 154xB/154xC SCSI adapter.
Range: four ports at any of 0130, 0134, 0230, 0234, 0330 (default) or 0334
----------P0238023F--------------------------
PORT 0238-023F - COM port addresses on UniRAM card by German magazine c't
selectable from 238, 2E8, 2F8, 338, 3E0, 3E8, 3F8
----------P0238023B--------------------------
PORT 0238-023B - Bus Mouse Port (secondary address)
InstallCheck: read the ID Port twice; if installed, the first byte
returned will be DEh, and the second will vary by card
(revision number???)
Note: secondary address for bus mice from MS and Logitech, and the ATI
video adapter mouse
SeeAlso: PORT 023Ch"Mouse"
0238 ?W Command port
0239 ?W Data port
023A R? ID Port
----------P023C023F--------------------------
PORT 023C-023F - Bus Mouse Port (primary address)
InstallCheck: read the ID Port twice; if installed, the first byte
returned will be DEh, and the second will vary by card
(revision number???)
Note: primary address for bus mice from MS and Logitech, the ATI video
adapter mouse, and the Commodore PC30III bus mouse
SeeAlso: PORT 0238h"Mouse"
023C ?W Command port
023D ?W Data port
023E R? ID Port
----------P0240024F--------------------------
PORT 0240-024F - Gravis Ultra Sound by Advanced Gravis
Range: The I/O address range is dipswitch selectable from:
0200-020F and 0300-030F
0210-021F and 0310-031F
0220-022F and 0320-032F
0230-023F and 0330-033F
0240-024F and 0340-034F
0250-025F and 0350-035F
0260-026F and 0360-036F
0270-027F and 0370-037F
SeeAlso: PORT 0340h-034Fh,PORT 0746h
0240 -W Mix Control register (see #P0545)
0241 R- Read Data
0241 -W Trigger Timer
0246 R- IRQ Status Register (see #P0546)
0248 RW Timer Control Reg
Same as ADLIB Board (see PORT 0200h)
0249 -W Timer Data (see #P0547)
024B -W IRQ Control Register (0240 bit 6 = 1) (see #P0548)
024B -W DMA Control Register (0240 bit 6 = 0) (see #P0549)
024F RW Register Controls (rev 3.4+)
Bitfields for Gravis Ultra Sound mix control register:
Bit(s) Description (Table P0545)
6 Control Register Select (see 024B)
5 Enable MIDI Loopback
4 Combine GF1 IRQ with MIDI IRQ
3 Enable Latches
2 Enable MIC IN
1 Disable LINE OUT
0 Disable LINE IN
SeeAlso: #P0546
Bitfields for Gravis Ultra Sound IRQ status register:
Bit(s) Description (Table P0546)
7 DMA TC IRQ
6 Volume Ramp IRQ
5 WaveTable IRQ
3 Timer 2 IRQ
2 Timer 1 IRQ
1 MIDI Receive IRQ
0 MIDI Transmit IRQ
SeeAlso: #P0545,#P0548,#P0549
Bitfields for Gravis Ultra Sound timer data:
Bit(s) Description (Table P0547)
7 Reset Timr IRQ
6 Mask Timer 1
5 Mask Timer 2
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -