📄 snds.s.bak
字号:
rROMCON5 EQU ROMEndPtr5+ROMBasePtr5+rTacc5+rTpa5+PMC5
;-------------------------------------------------------------
;/* -> DRAMCON0 : RAM Bank0 control register */
;-------------------------------------------------------------
EDO_Mode0 EQU 1 ;(EDO)0=Normal, 1=EDO DRAM
CasPrechargeTime0 EQU 0 ;(Tcp)0=1cycle,1=2cycle
CasStrobeTime0 EQU 1 ;(Tcs)0=1cycle ~ 3=4cycle
DRAMCON0Reserved EQU 1 ; Must be set to 1
RAS2CASDelay0 EQU 0 ;(Trc)0=1cycle,1=2cycle
RASPrechargeTime0 EQU 2 ;(Trp)0=1cycle ~ 3=4clcyle
DRAMBasePtr0 EQU 0x100:SHL:10 ;=0x1000000
DRAMEndPtr0 EQU 0x140:SHL:20 ;=0x1400000
NoColumnAddr0 EQU 2 ;0=8bit,1=9bit,2=10bit,3=11bits
;-------------------------------------------------------------
Tcs0 EQU CasStrobeTime0:SHL:1
Tcp0 EQU CasPrechargeTime0:SHL:3
dumy0 EQU DRAMCON0Reserved:SHL:4 ; dummy cycle
Trc0 EQU RAS2CASDelay0:SHL:7
Trp0 EQU RASPrechargeTime0:SHL:8
CAN0 EQU NoColumnAddr0:SHL:30
;
rDRAMCON0 EQU CAN0+DRAMEndPtr0+DRAMBasePtr0+Trp0+Trc0+Tcp0+Tcs0+dumy0+EDO_Mode0
;----------------------------------------------------------------------------------
SRAS2CASDelay0 EQU 1 ;(Trc)0=1cycle,1=2cycle
SRASPrechargeTime0 EQU 3 ;(Trp)0=1cycle ~ 3=4clcyle
SNoColumnAddr0 EQU 0 ;0=8bit,1=9bit,2=10bit,3=11bits
SCAN0 EQU SNoColumnAddr0:SHL:30
STrc0 EQU SRAS2CASDelay0:SHL:7
STrp0 EQU SRASPrechargeTime0:SHL:8
;
rSDRAMCON0 EQU SCAN0+DRAMEndPtr0+DRAMBasePtr0+STrp0+STrc0
;-------------------------------------------------------------
;/* -> DRAMCON1 : RAM Bank1 control register */
;-------------------------------------------------------------
EDO_Mode1 EQU 1 ;(EDO)0=Normal, 1=EDO DRAM
CasPrechargeTime1 EQU 0 ;(Tcp)0=1cycle,1=2cycle
CasStrobeTime1 EQU 1 ;(Tcs)0=1cycle ~ 3=4cycle
DRAMCON1Reserved EQU 0 ; Must be set to 1
RAS2CASDelay1 EQU 0 ;(Trc)0=1cycle,1=2cycle
RASPrechargeTime1 EQU 0 ;(Trp)0=1cycle ~ 3=4clcyle
DRAMBasePtr1 EQU 0x140:SHL:10 ;=0x14000000
DRAMEndPtr1 EQU 0x180:SHL:20 ;=0x18000000
NoColumnAddr1 EQU 2 ;0=8bit,1=9bit,2=10bit,3=11bits
;-------------------------------------------------------------
Tcs1 EQU CasStrobeTime1:SHL:1
Tcp1 EQU CasPrechargeTime1:SHL:3
dumy1 EQU DRAMCON1Reserved:SHL:4 ; dummy cycle
Trc1 EQU RAS2CASDelay1:SHL:7
Trp1 EQU RASPrechargeTime1:SHL:8
CAN1 EQU NoColumnAddr1:SHL:30
;
rDRAMCON1 EQU CAN1+DRAMEndPtr1+DRAMBasePtr1+Trp1+Trc1+Tcp1+Tcs1+dumy1+EDO_Mode1
;----------------------------------------------------------------------------------
SRAS2CASDelay1 EQU 1 ;(Trc)0=1cycle,1=2cycle
SRASPrechargeTime1 EQU 1 ;(Trp)0=1cycle ~ 3=4clcyle
SNoColumnAddr1 EQU 0 ;0=8bit,1=9bit,2=10bit,3=11bits
SCAN1 EQU SNoColumnAddr1:SHL:30
STrc1 EQU SRAS2CASDelay1:SHL:7
STrp1 EQU SRASPrechargeTime1:SHL:8
;
rSDRAMCON1 EQU SCAN1+DRAMEndPtr1+DRAMBasePtr1+STrp1+STrc1
;-------------------------------------------------------------
;/* -> DRAMCON2 : RAM Bank2 control register */
;-------------------------------------------------------------
EDO_Mode2 EQU 0 ;(EDO)0=Normal, 1=EDO DRAM
CasPrechargeTime2 EQU 0 ;(Tcp)0=1cycle,1=2cycle
CasStrobeTime2 EQU 1 ;(Tcs)0=1cycle ~ 3=4cycle
DRAMCON2Reserved EQU 1 ; Must be set to 1
RAS2CASDelay2 EQU 0 ;(Trc)0=1cycle,1=2cycle
RASPrechargeTime2 EQU 0 ;(Trp)0=1cycle ~ 3=4clcyle
DRAMBasePtr2 EQU 0x180:SHL:10 ;=0x14000000
DRAMEndPtr2 EQU 0x1C0:SHL:20 ;=0x18000000
NoColumnAddr2 EQU 2 ;0=8bit,1=9bit,2=10bit,3=11bits
;-------------------------------------------------------------
Tcs2 EQU CasStrobeTime2:SHL:1
Tcp2 EQU CasPrechargeTime2:SHL:3
dumy2 EQU DRAMCON2Reserved:SHL:4 ; dummy cycle
Trc2 EQU RAS2CASDelay2:SHL:7
Trp2 EQU RASPrechargeTime2:SHL:8
CAN2 EQU NoColumnAddr2:SHL:30
;
rDRAMCON2 EQU CAN2+DRAMEndPtr2+DRAMBasePtr2+Trp2+Trc2+Tcp2+Tcs2+dumy2+EDO_Mode2
;--------------------------
SRAS2CASDelay2 EQU 1 ;(Trc)0=1cycle,1=2cycle
SRASPrechargeTime2 EQU 1 ;(Trp)0=1cycle ~ 3=4clcyle
SNoColumnAddr2 EQU 0 ;0=8bit,1=9bit,2=10bit,3=11bits
SCAN2 EQU SNoColumnAddr2:SHL:30
STrc2 EQU SRAS2CASDelay2:SHL:7
STrp2 EQU SRASPrechargeTime2:SHL:8
;
rSDRAMCON2 EQU SCAN2+DRAMEndPtr2+DRAMBasePtr2+STrp2+STrc2
;-------------------------------------------------------------
;/* -> DRAMCON3 : RAM Bank3 control register */
;-------------------------------------------------------------
EDO_Mode3 EQU 0 ;(EDO)0=Normal, 1=EDO DRAM
CasPrechargeTime3 EQU 0 ;(Tcp)0=1cycle,1=2cycle
CasStrobeTime3 EQU 1 ;(Tcs)0=1cycle ~ 3=4cycle
DRAMCON3Reserved EQU 1 ; Must be set to 1
RAS2CASDelay3 EQU 0 ;(Trc)0=1cycle,1=2cycle
RASPrechargeTime3 EQU 0 ;(Trp)0=1cycle ~ 3=4clcyle
DRAMBasePtr3 EQU 0x1C0:SHL:10 ;=0x14000000
DRAMEndPtr3 EQU 0x200:SHL:20 ;=0x18000000
NoColumnAddr3 EQU 2 ;0=8bit,1=9bit,2=10bit,3=11bits
;-------------------------------------------------------------
Tcs3 EQU CasStrobeTime3:SHL:1
Tcp3 EQU CasPrechargeTime3:SHL:3
dumy3 EQU DRAMCON3Reserved:SHL:4 ; dummy cycle
Trc3 EQU RAS2CASDelay3:SHL:7
Trp3 EQU RASPrechargeTime3:SHL:8
CAN3 EQU NoColumnAddr3:SHL:30
;
rDRAMCON3 EQU CAN3+DRAMEndPtr3+DRAMBasePtr3+Trp3+Trc3+Tcp3+Tcs3+dumy3+EDO_Mode3
;--------------------------
SRAS2CASDelay3 EQU 1 ;(Trc)0=1cycle,1=2cycle
SRASPrechargeTime3 EQU 1 ;(Trp)0=1cycle ~ 3=4clcyle
SNoColumnAddr3 EQU 0 ;0=8bit,1=9bit,2=10bit,3=11bits
SCAN3 EQU SNoColumnAddr3:SHL:30
STrc3 EQU SRAS2CASDelay3:SHL:7
STrp3 EQU SRASPrechargeTime3:SHL:8
;
rSDRAMCON3 EQU SCAN3+DRAMEndPtr3+DRAMBasePtr3+STrp3+STrc3
;-------------------------------------------------------------
;/* -> REFEXTCON : External I/O & Memory Refresh cycle Control Register */
;-------------------------------------------------------------
RefCycle EQU 16 ;Unit [us], 1k refresh 16ms
;RefCycle EQU 8 ;Unit [us], 1k refresh 16ms
CASSetupTime EQU 0 ;0=1cycle, 1=2cycle
CASHoldTime EQU 0 ;0=1cycle, 1=2cycle, 2=3cycle,
;3=4cycle, 4=5cycle,
RefCycleValue EQU ((2048+1-(RefCycle*fMCLK)):SHL:21)
Tcsr EQU (CASSetupTime:SHL:20) ; 1cycle
Tcs EQU (CASHoldTime:SHL:17)
ExtIOBase EQU 0x18360 ; Refresh enable, VSF=1
;
rREFEXTCON EQU RefCycleValue+Tcsr+Tcs+ExtIOBase
;-------------------------------------------------------------
;SRefCycle EQU 16 ;Unit [us], 4k refresh 64ms
SRefCycle EQU 8 ;Unit [us], 4k refresh 64ms
ROWcycleTime EQU 3 ;0=1cycle, 1=2cycle, 2=3cycle,
;3=4cycle, 4=5cycle,
SRefCycleValue EQU ((2048+1-(SRefCycle*fMCLK)):SHL:21)
STrc EQU (ROWcycleTime:SHL:17)
rSREFEXTCON EQU SRefCycleValue+STrc+ExtIOBase
;-------------------------------------------------------------
;
;/*************************************************************************/
;/* KS32C50100 SPECIAL REGISTERS */
;/*************************************************************************/
;
ASIC_BASE EQU 0x3ff0000
;/* Interrupt Control */
INT_CNTRL_BASE EQU ASIC_BASE+0x4000 ;Define base of all interrupt
; controller registers
IntMode EQU ASIC_BASE+0x4000
IntPend EQU ASIC_BASE+0x4004
IntMask EQU ASIC_BASE+0x4008
INTOFFSET EQU ASIC_BASE+0x4024
; /* I/O Port Interface */
IOPMOD EQU ASIC_BASE+0x5000
IOPCON EQU ASIC_BASE+0x5004
IOPDATA EQU ASIC_BASE+0x5008
;/* UART 0,1 */
UARTLCON0 EQU ASIC_BASE+0xD000
UARTCONT0 EQU ASIC_BASE+0xD004
UARTSTAT0 EQU ASIC_BASE+0xD008
UARTTXH0 EQU ASIC_BASE+0xD00C
UARTRXB0 EQU ASIC_BASE+0xD010
UARTBRD0 EQU ASIC_BASE+0xD014
UARTLCON1 EQU ASIC_BASE+0xE000
UARTCONT1 EQU ASIC_BASE+0xE004
UARTSTAT1 EQU ASIC_BASE+0xE008
UARTTXH1 EQU ASIC_BASE+0xE00C
UARTRXB1 EQU ASIC_BASE+0xE010
UARTBRD1 EQU ASIC_BASE+0xE014
; /* TIMER 0,1 */
TIMER_BASE EQU ASIC_BASE+0x6000 ;Define base for all timer
; registers
;===============================================================
; Setup for SNDS100 Start-up Dialog
;===============================================================
;/***************************************************************/
END⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -