dff.srr

本程序RS232通信的一个实验小程序,其中还有rs232和rs485的介绍!

$ Start of Compile
#Fri Apr 09 19:59:40 2004

Synplicity VHDL Compiler, version Compilers 7.3, Build 073R, built May 30 2003
Copyright (C) 1994-2002, Synplicity Inc.  All Rights Reserved

@N:"G:\My_Designs\jtest\jtag0\src\dff.vhd":59:7:59:9|Top entity is set to dff.
VHDL syntax check successful!
File G:\My_Designs\jtest\jtag0\src\dff.vhd changed - recompiling
Synthesizing work.dff.dff
Post processing for work.dff.dff
@W:"G:\My_Designs\jtest\jtag0\src\dff.vhd":48:2:48:3|Feedback mux created for signal tdi1. Did you forget the set/reset assignment for this signal?
@W:"G:\My_Designs\jtest\jtag0\src\dff.vhd":48:2:48:3|Feedback mux created for signal cmd_shift[4:0].
@END
Process took 0h:0m:0s realtime, 0h:0m:0s cputime
###########################################################[
Synplicity Xilinx Technology Mapper, version 7.3, Build 170R, built Jun  6 2003
Copyright (C) 1994-2003, Synplicity Inc.  All Rights Reserved



Clock Buffers:
  Inserting Clock buffer for port clock,	TNM=clock

@N|The option to pack flops in the IOB has not been specified 
Writing Analyst data base G:\Program Files\synplicity\Synplify_73\examples\rev_3\dff.srm
Writing EDIF Netlist and constraint files
@N|Timing Report not generated for this device, please use place and route tools for timing analysis.
---------------------------------------
Resource Usage Report for dff 

Mapping to part: xc95144pq100-7
Simple gate primitives:
AND2            13 uses
AND2B1          10 uses
FD              1 use
FDC             5 uses
OR2             10 uses

I/O primitives:
IBUF           8 uses
OBUF           1 use

BUFG           1 use

I/O Register bits:                  0
Register bits not including I/Os:   6

Mapper successful!
Process took 0h:0m:0s realtime, 0h:0m:0s cputime
###########################################################]