risc8_manual.htm_nav_expeditn010_hbtn.gif

8位RISC CPU的VERILOG编程 SOURCECODE

vti_encoding:SR|utf8-nl
vti_author:SR|dk
vti_modifiedby:SR|dk
vti_timecreated:TR|15 Jan 2000 04:06:39 -0000
vti_timelastmodified:TR|17 Feb 2000 06:32:57 -0000
vti_filesize:IR|193
vti_extenderversion:SR|4.0.2.2717
vti_lastwidth:IX|88
vti_lastheight:IX|18
vti_backlinkinfo:VX|
vti_nexttolasttimemodified:TR|15 Jan 2000 04:43:06 -0000
vti_donotedit:BR|true
vti_shadowof:SR|risc8_manual.htm
vti_cacheddtm:TX|17 Feb 2000 06:32:58 -0000
vti_cachedhasbots:BR|false
vti_cachedhastheme:BR|false
vti_cachedhasborder:BR|false