本资源包含 1 个源码文件 支持在线预览，点击文件名即可查看
温馨提示：点击文件名或"查看源码"按钮可在线浏览源代码，支持语法高亮显示。
资源详细信息
The concept of the Altera Nios II embedded processor implementation inside Field Programmable Gate A - 资源详细说明
The concept of the Altera Nios II embedded processor implementation inside Field Programmable Gate Array [FPGA] of the CCD camera for the “Pi of the Sky” experiment is presented. The digital board of the CCD camera, its most important components, current implementation of firmware [VHDL] inside the FPGA and the role of external 8051 microcontroller is briefly described. The main goal of the presented work is to get rid of the external microcontroller and to design new system with Nios II processor built inside FPGA chip. Constraints for implementing the design into the existing camera boards are discussed. New possibilities offered by a larger FPGA for next generation of cameras are considered.
The concept of the Altera Nios II embedded processor implementation inside Field Programmable Gate A - 源码文件列表
立即下载 The concept of the Altera Nios
提示：下载后请用压缩软件解压，推荐使用 WinRAR 或 7-Zip
下载说明与使用指南
下载说明
- 本资源需消耗 2积分
- 24小时内重复下载不扣分
- 支持断点续传功能
- 资源永久有效可用
使用说明
- 下载后使用解压软件解压
- 推荐使用 WinRAR 或 7-Zip
- 如有密码请查看资源说明
- 解压后即可正常使用
积分获取方式
- 上传优质资源获得积分
- 每日签到免费领取积分
- 邀请好友注册获得奖励
- 查看详情 →