Universival Asychronous Receiver/Transmitter（通用异步串行口），UART 是一种较为通用的数据传输的方法（即Start Bit＋Data＋Check＋StopBit），而COM 口中Rx、Tx 的数据格式即为UART。UART 和RS232是两种异步数据传输标准.计算机中的COM1和COM2都是RS232串行通信标准接口。当Uart 接口连到PC 机上时，需要接RS232电平转换电路。
上传时间： 2021-11-30
上传用户：
spi 通信的master部分使用的verilog语言实现，可以做为你的设计参考。module spi_master(rstb,clk,mlb,start,tdat,cdiv,din, ss,sck,dout,done,rdata); input rstb,clk,mlb,start; input [7:0] tdat; //transmit data input [1:0] cdiv; //clock divider input din; output reg ss; output reg sck; output reg dout; output reg done; output reg [7:0] rdata; //received dataparameter idle=2'b00; parameter send=2'b10; parameter finish=2'b11; reg [1:0] cur,nxt; reg [7:0] treg,rreg; reg [3:0] nbit; reg [4:0] mid,cnt; reg shift,clr;
上传时间： 2022-02-03
上传用户：
The PW5300 is a current mode boost DC-DC converter. Its PWM circuitry with built-in 0.2Ω powerMOSFET make this regulator highly power efficient. The internal compensation network alsominimizes as much as 6 external component counts. The non-inverting input of error amplifierconnects to a 0.6V precision reference voltage and internal soft-start function can reduce the inrushcurrent. The PW5300 is available in the SOT23-6L package and provides space-saving PCB for theapplication fields
标签： pw5300
上传时间： 2022-02-11
上传用户：jiabin
PW1555 is a programmable current limit switch with input voltage range selection and outputvoltage clamping. Extremely low RDS(ON) of the integrated protection N-channel FET helps toreduce power loss during the normal operation. Programmable soft-start time controls the slew rateof the output voltage during the start-up time. Independent enable control allows the complicatedsystem sequencing control. It integrates the over-temperature protection shutdown andautorecovery with hystersis
标签： pw1555
上传时间： 2022-02-14
上传用户：
6601是一款集成多种用于USB输出端口的快充协议芯片,支持的多种协议包括QC3.0/QC2.0(Quick Charge) ClassA/ClassB(36W),FCP, AFC,Apple 2.4A, BC1.2以及三星2.0A等。6601支持自动检测设备类型和充电协议切换,自动响应快充协议请求: HL6601通过调接FB的Source/Sink电流来控制输出电压
标签： fp6601q 快充协议 华为快充协议 qc2.0 qc3.0
上传时间： 2022-02-21
上传用户：
IP2726_AC_FBR 是一款集成多种协议、用于 USB-A 和 TYPE-C 双端口输出的快充协议 IC。支持多 种快充协议，包括 USB TypeC DFP，PD2.0/PD3.0/PPS , HVDCP QC4+/QC4/QC3.0/QC2.0（Quick Charge），FCP （Hisilicon® Fast Charge Protocol），SCP（Super Fast Charge），AFC（Samsung® Adaptive Fast Charge）， MTK PE+ 2.0/1.1（ MediaTek Pump Express Plus 2.0/1.1），Apple 2.4A，BC1.2 以及 2.0A。为适 配器、车充等单向输出应用提供完整的 TYPE-C 解决 方案。 IP2726_AC_FBR 具备高集成度与丰富功能，在 应用时仅需极少的外围器件，有效减小整体方案的 尺寸，降低 BOM 成本。
标签： usb
上传时间： 2022-02-24
上传用户：xsr1983
IP2723T 是一款集成多种协议、用于 USB 输出 端口的快充协议 IC。支持多种快充协议，包括 USB TypeC DFP ， PD2.0/PD3.0/PPS , HVDCP QC4/QC4+/QC3.0/QC2.0 （ Quick Charge ）， FCP （Hisilicon® Fast Charge Protocol），SCP（Super Fast Charge），AFC（Samsung® Adaptive Fast Charge）， MTK PE+ 2.0/1.1（MediaTek Pump Express Plus 2.0/1.1），Apple 2.4A，BC1.2 以及三星 2.0A。为适 配器、车充等单向输出应用提供完整的 TYPE-C 解决 方案。
标签： IP2723
上传时间： 2022-03-04
上传用户：
电子书-RTL Design Style Guide for Verilog HDL540页A FF having a fixed input value is generated from the description in the upper portion of Example 2-21. In this case, ’0’ is output when the reset signal is asynchronously input, and ’1’ is output when the START signal rises. Therefore, the FF data input is fixed at the power supply, since the typical value ’1’ is output following the rise of the START signal. When FF input values are fixed, the fixed inputs become untestable and the fault detection rate drops. When implementing a scan design and converting to a scan FF, the scan may not be executed properl not be executed properly, so such descriptions , so such descriptions are not are not recommended. recommended.[1] As in the lower part of Example 2-21, be sure to construct a synchronous type of circuit and ensure that the clock signal is input to the clock pin of the FF. Other than the sample shown in Example 2-21, there are situations where for certain control signals, those that had been switched due to the conditions of an external input will no longer need to be switched, leaving only a FF. If logic exists in a lower level and a fixed value is input from an upper level, the input value of the FF may also end up being fixed as the result of optimization with logic synthesis tools. In a situation like this, while perhaps difficult to completely eliminate, the problem should be avoided as much as possible.
标签： RTL verilog hdl
上传时间： 2022-03-21
上传用户：canderile
在传统智能小车驱动电路设计中,较多考虑使用直流电机还是步进电机,电机功率、能耗等性能参数。使用具有armCortexM4内核的STM32嵌入式平台控制四轮的4个直流电机。文章基于PWM技术及PID算法,对四轮进行精准地速度、转向及启停控制,实验表明此小车具有优越各种地形适应能力。In the traditional intelligent car drive circuit design,DC motor or stepping motor,motor power,energy consumption and other performance parameters are considered.The four DC motors with four wheels are controlled by STM32 embedded platform with arm Cortex M4 kernel.Based on the PWM technology and PID algorithm,the accurate ground speed,steering,and start-stop control of the four wheels are carried out.The experiment shows that the vehicle has the superior adaptability to all kinds of terrains.
上传时间： 2022-04-02
上传用户：
1. Preface2. The concept2.2. Prescience 2.3. Reading guide 2.4. Abbreviations 2.5. Version management3. Hardware3.2. ESP32 3.3.2. Hardware schema 3.3.3. DHT22 and level shifter 3.3.4. Geekcreit® ESP32 Development Board4. Software4.2. Installatie van GIT 4.3. Installatation of the ESP32 Core 4.4. Installation of the Xtensa and ESP32 Tools 4.5. Python 4.5.1. Install Python 4.5.2. Installation of pySerial and EspTool 4.6. Test the software installation5. The ESP32 IoT project 5.1.1. WiFi connection 5.1.2. Setup date and time 5.1.3. MQTT connection 5.1.4. Determining temperature and humidity 5.2. IOT_ESP32_Project source6. Test6.2. ESP32, NodeJS, MongoDB en Mosca 6.2.1. Start MongoDB 6.2.2. Start NodeJS Express serve and Mosca broker 6.2.3. Start the ESP32 6.2.4. Start an Chrome browser
上传时间： 2022-04-05
上传用户：kingwide
