搜索结果
找到约 13 项符合
Floating-Point 的查询结果
按分类筛选
其他 IEEE-754 Floating-Point Conversion From Decimal Floating-Point To 32-bit and 64-bit Hexadecimal Re
IEEE-754 Floating-Point Conversion
From Decimal Floating-Point
To 32-bit and 64-bit Hexadecimal Representations
Along with Their Binary Equivalents
Java编程 This is a Java library for performing floating-point calculations on small devices such as mobile p
This is a Java library for performing floating-point calculations on
small devices such as mobile phones which lack native support for
floating-point numbers.
VHDL/FPGA/Verilog For developers using FPGAs for the implementation of floating-point DSP functions, one key challen
For developers using FPGAs for the
implementation of floating-point DSP
functions, one key challenge is how to
decompose the computation algorithm
into sequences of parallel hardware
processes while efficiently managing data flow through the parallel pipelines of these processes.
其他 conversion From 32-bit Hexadecimal Representation To Decimal Floating-Point Along with the Equival
conversion From 32-bit Hexadecimal Representation
To Decimal Floating-Point
Along with the Equivalent 64-bit Hexadecimal and Binary Patterns
软件设计/软件工程 AccelDSP Synthesis Tool Floating-Point to Fixed-Point Conversion of MATLAB Algorithms Targeting F
AccelDSP Synthesis Tool
Floating-Point to Fixed-Point
Conversion of MATLAB
Algorithms Targeting FPGAs
其他嵌入式/单片机内容 This lab exercise will introduce you to AccelDSP’s floating- to fixed-point conversion features. Acc
This lab exercise will introduce you to AccelDSP’s floating- to fixed-point conversion features. AccelDSP will automatically generate a fixed-point representation of a floating-point design. This process is controllable by using quantize directives.
其他嵌入式/单片机内容 This getting started exercise will guide you through the step-by-step process of transforming a MATL
This getting started exercise will guide you through the step-by-step process of transforming a MATLAB floating-point model into a hardware module that can be implemented in silicon (FPGA or ASIC). The design is a general purpose FIR filter taken from the AccelDSP Examples directory.
教程资料 WP409利用Xilinx FPGA打造出高端比特精度和周期精度浮点DSP算法实现方案
WP409利用Xilinx FPGA打造出高端比特精度和周期精度浮点DSP算法实现方案：
High-Level Implementation of Bit- and Cycle-Accurate Floating-Point DSP Algorithms with Xilinx FPGAs
可编程逻辑 WP409利用Xilinx FPGA打造出高端比特精度和周期精度浮点DSP算法实现方案
WP409利用Xilinx FPGA打造出高端比特精度和周期精度浮点DSP算法实现方案：
High-Level Implementation of Bit- and Cycle-Accurate Floating-Point DSP Algorithms with Xilinx FPGAs
单片机开发 The DHRY program performs the dhrystone benchmarks on the 8051. Dhrystone is a general-performanc
The DHRY program performs the dhrystone benchmarks on the 8051.
Dhrystone is a general-performance benchmark test originally
developed by Reinhold Weicker in 1984. This benchmark is
used to measure and compare the performance of different
computers or, in this case, the efficiency of the code
gener ...