找到约 8,857 条结果
www.eeworm.com
Assembly of a data-acquisition system with its many parts
(multiplexed, amplifiers, ADC, voltage
2023-11-27 01:10:01
下载 2
查看 5,528
www.eeworm.com
3rd Generation Partnership Project
Technical Specification Group Services and System Aspects
T
2023-12-17 14:30:02
下载 5
查看 9,545
www.eeworm.com
3rd Generation Partnership Project
Technical Specification Group Services and System Aspects
T
2023-12-22 09:30:02
下载 3
查看 3,832
www.eeworm.com
This report presents the design of a digital oscilloscope for a Digilent D2SB system board connected
2024-01-08 06:20:01
下载 3
查看 7,471
www.eeworm.com
This paper introduces the study on omni-directional vision system calibration method using central c
2024-01-23 02:20:01
下载 6
查看 9,327
www.eeworm.com
A_New_Variable-Speed_Wind_Energy_Conversion_System_Using_Permanent-Magnet_Synchronous_Generator_and
2024-03-28 02:40:02
下载 2
查看 5,152
www.eeworm.com
The Infineon TriCore provides an Interrupt System on a high safety standard. You can find in this do
2024-04-23 16:30:02
下载 6
查看 3,715
www.eeworm.com
·国外论文：From Science History and Applications Developments of Life System to Bio-Imaging Technology
2024-09-21 11:00:02
下载 2
查看 1,384
www.eeworm.com
The single-carrier frequency division multiple access (SC-FDMA)
system is a well-known system that
2020-06-01 07:11:53
下载 1
查看 254
www.eeworm.com
Verilog HDL语言的LCD1602液晶驱动程序
2013-04-24 16:38:15
下载 30
查看 1,169
www.eeworm.com
基于FPGA对sdram控制器的设计VERILOG语言
2013-06-15 00:00:01
下载 183
查看 1,116
www.eeworm.com
fpga功能实现有限字长响应FIR，用verilog编写
2013-08-24 17:30:01
下载 58
查看 1,087
www.eeworm.com
微处理机接口电路设计，用verilog写
2014-01-06 17:25:09
下载 104
查看 1,054
www.eeworm.com
十六位超前进位加法器，Verilog HDL
2015-09-21 10:51:01
下载 79
查看 1,122
www.eeworm.com
简易流水灯实验，四灯依次点亮，循环VERILOG语言
2014-12-22 06:55:02
下载 56
查看 1,117
www.eeworm.com
用于dspbuilder 可以直接生成vhdl源码，或者verilog源码
2016-10-08 20:37:01
下载 113
查看 1,028
www.eeworm.com
先入先出缓冲存储器，采用verilog hdl
2016-12-19 00:34:01
下载 148
查看 1,070
www.eeworm.com
cpld实现vga驱动的程序，用verilog语言实现。
2017-06-26 10:19:02
下载 64
查看 1,069
www.eeworm.com
FIFO 源程序，verilog HDL实现，自己验证过，没问题
2013-12-19 14:10:05
下载 40
查看 1,014
www.eeworm.com
输入输出控制的状态机，verilog HDL源码
2014-01-10 13:07:01
下载 171
查看 1,125