针对于Virtex5 FPGA的DDR2读写测试的完整工程
src="/uploads/pic/7a/b7a/5995c0fd0bff2b5a91ccc78f7dfbeb7a
使用LCD 3310液晶显示屏的数字频率计源程序
src="/uploads/pic/b4/eb4/980e98c74ccce8572b59daba84186eb4-1.png
实现sparten3 basys板上基于8086FPGA软核的吃豆子游戏
src="/uploads/pic/73/c73/13332e88495f4a9849a06f115cbf1c73
src="/uploads/pic/75/775/da2f54172a7ec4edae5d56cba8294775-1.png"
前级DCDC升压原理图src
QM_Cyclone10_10CL006开发板引出了芯片的JTAG调试端口,采用双排10p、2.54mm的排针;
src
src="http://dl.eeworm.com/ele/img/182555-111124113TE57.jpg" style="width: 429px
src="http://dl.eeworm.com/ele/img/182555-120106144G4206.jpg" style="width
src="http://dl.eeworm.com/ele/img/182555-120106150330506.jpg" style="width
src="http://adm.elecfans.com/soft/UploadPic/2010-11/2010112417134789491.jpg" border=0>