虫虫首页|资源下载|资源专辑|精品软件
登录|注册

Bank

  • CPU的code Banking技术实例: This Zip file contains five (3) folders: FastChip Project Files * This

    CPU的code Banking技术实例: This Zip file contains five (3) folders: FastChip Project Files * This folder contains a folder called "Bank" that should be moved into: <install_root>\FastChip\Projects Keil Project Files * These files are to be put into the directory of your choice and the project is to be opened from within Keil Hex Files * These files are the output of Keil. If you do not want to compile and link all of the code, these files can be loaded into FastChip directly

    标签: This FastChip contains Banking

    上传时间: 2016-10-01

    上传用户:a3318966

  • 51大于64K源代码怎么办

    51大于64K源代码怎么办,分Bank就可以了,本人一直用

    标签: 64K 源代码

    上传时间: 2014-01-12

    上传用户:1109003457

  • Managing Humans is a selection of the best essays from Michael Lopps web site, Rands In Repose. Draw

    Managing Humans is a selection of the best essays from Michael Lopps web site, Rands In Repose. Drawing on Lopp s management experiences at Apple, Netscape, Symantec, and Borland, this book is full of stories based on companies in the Silicon Valley where people have been known to yell at each other. It is a place full of dysfunctional bright people who are in an incredible hurry to find the next big thing so they can strike it rich and then do it all over again. Among these people are managers, a strange breed of people who through a mystical organizational ritual have been given power over your future and your Bank account. Whether you re an aspiring manager, a current manager, or just wondering what the heck a manager does all day, there is a story in this book that will speak to you. You will learn: * What to do when people start yelling at each other * How to perform a diving save when the best engineer insists on resigning * How to say "No" to the person who signs your paycheck

    标签: selection Managing Michael Humans

    上传时间: 2014-11-27

    上传用户:1427796291

  • Abstract - A fl exible multiscale and directional representation for images is proposed. The s

    Abstract - A fl exible multiscale and directional representation for images is proposed. The scheme combines directional fi lter Banks with the Laplacian pyramid to provides a sparse representation for two- dimensional piecewise smooth signals resembling images. The underlying expansion is a frame and can be designed to be a tight frame. Pyramidal directional fi lter Banks provide an effective method to implement the digital curvelet transform. The regularity issue of the iterated fi lters in the directional fi lter Bank is examined.

    标签: representation directional multiscale Abstract

    上传时间: 2013-12-15

    上传用户:zxc23456789

  • Hybrid+Analog-Digital+Precoding

    In this paper we revisit hybrid analog-digital precoding systems with emphasis on their modelling and radio-frequency (RF) losses, to realistically evaluate their benefits in 5G system implementations. For this, we decompose the analog beamforming networks (ABFN) as a Bank of commonly used RF components and formulate realistic model constraints based on their S-parameters. Specifically, we concentrate on fully-connected ABFN (FC-ABFN) and Butler networks for implementing the discrete Fourier transform (DFT) in the RF domain. The results presented in this paper reveal that the performance and energy efficiency of hybrid precoding systems are severely affected, once practical factors are considered in the overall design. In this context, we also show that Butler RF networks are capable of providing better performances than FC-ABFN for systems with a large number of RF chains.

    标签: Analog-Digital Precoding Hybrid

    上传时间: 2020-05-27

    上传用户:shancjb

  • Plug In Electric Vehicles in Smart Grids

    Plug in Electric Vehicles (PEVs) use energy storages usually in the form of battery Banks that are designed to be recharged using utility grid power. One category of PEVs are Electric Vehicles (EVs) without an internal-combustion (IC) engine where the energy stored in the battery Bank is the only source of power to drive the vehicle. These are also referred as Battery Electric Vehicles (BEVs). The second category of PEVs, which is more commercialized than the EVs, is the Plug in

    标签: Electric Vehicles Grids Smart Plug In in

    上传时间: 2020-06-07

    上传用户:shancjb

  • Plug In Electric Vehicles

    Plug in Electric Vehicles (PEVs) use energy storages usually in the form of battery Banks that are designed to be recharged using utility grid power. One category of PEVs are Electric Vehicles (EVs) without an Internal-Combustion (IC) engine where the energy stored in the battery Bank is the only source of power to drive the vehicle. These are also referred as Battery Electric Vehicles (BEVs). The second category of PEVs, which is more commercialized than the EVs, is Plug in Hybrid Electric Vehicles (PHEVs) where the role of the energy storage is to supplement the power produced by the IC engine. 

    标签: Electric Vehicles Plug In

    上传时间: 2020-06-07

    上传用户:shancjb

  • Electric Vehicles in Smart Grids

    Plug in Electric Vehicles (PEVs) use energy storages usually in the form of battery Banks that are designed to be recharged using utility grid power. One category of PEVs are Electric Vehicles (EVs) without an Internal-Combustion (IC) engine where the energy stored in the battery Bank is the only source of power to drive the vehicle. These are also referred to as Battery Electric Vehicles (BEVs). The second category of PEVs, which is more commercialized than the EVs, is the Plug in Hybrid Electric Vehicles (PHEVs) where the role of energy storage is to supplement the power produced by the IC engine. 

    标签: Electric Vehicles Smart Grids in

    上传时间: 2020-06-07

    上传用户:shancjb

  • Digital+Signal+Processing+for+RFID

    Identification is pervasive nowadays in daily life due to many complicated activities such as Bank and library card reading, asset tracking, toll collecting, restricted access to sensitive data and procedures and target identification. This kind of task can be realized by passwords, bio- metric data such as fingerprints, barcode, optical character recognition, smart cards and radar. Radiofrequencyidentification(RFID)isatechniquetoidentifyobjectsbyusingradiosystems. It is a contactless, usually short distance, wireless data transmission and reception technique for identification of objects. An RFID system consists of two components: the tag (also called transponder) and the reader (also called interrogator).

    标签: Processing Digital Signal RFID for

    上传时间: 2020-06-08

    上传用户:shancjb

  • FPGA读写SD卡读取BMP图片通过LCD显示例程实验 Verilog逻辑源码Quartus工程文件

    FPGA读写SD卡读取BMP图片通过LCD显示例程实验 Verilog逻辑源码Quartus工程文件+文档说明,FPGA型号Cyclone4E系列中的EP4CE6F17C8,Quartus版本17.1。1 实验简介在前面的实验中我们练习了 SD 卡读写,VGA 视频显示等例程,本实验将 SD 卡里的 BMP 图片读出,写入到外部存储器,再通过 VGA、LCD 等显示。本实验如果通过液晶屏显示,需要有液晶屏模块。2 实验原理在前面的实验中我们在 VGA、LCD 上显示的是彩条,是 FPGA 内部产生的数据,本实验将彩条替换为 SD 内的 BMP 图片数据,但是 SD 卡读取速度远远不能满足显示速度的要求,只能先写入外部高速 RAM,再读出后给视频时序模块显示module top( input                       clk, input                       rst_n, input                       key1, output [5:0]                seg_sel, output [7:0]                seg_data, output                      vga_out_hs,        //vga horizontal synchronization output                      vga_out_vs,        //vga vertical synchronization output[4:0]                 vga_out_r,         //vga red output[5:0]                 vga_out_g,         //vga green output[4:0]                 vga_out_b,         //vga blue output                      sd_ncs,            //SD card chip select (SPI mode) output                      sd_dclk,           //SD card clock output                      sd_mosi,           //SD card controller data output input                       sd_miso,           //SD card controller data input output                      sdram_clk,         //sdram clock output                      sdram_cke,         //sdram clock enable output                      sdram_cs_n,        //sdram chip select output                      sdram_we_n,        //sdram write enable output                      sdram_cas_n,       //sdram column address strobe output                      sdram_ras_n,       //sdram row address strobe output[1:0]                 sdram_dqm,         //sdram data enable output[1:0]                 sdram_ba,          //sdram Bank address output[12:0]                sdram_addr,        //sdram address inout[15:0]                 sdram_dq           //sdram data);parameter MEM_DATA_BITS         = 16  ;            //external memory user interface data widthparameter ADDR_BITS             = 24  

    标签: fpga

    上传时间: 2021-10-27

    上传用户:ibeikeleilei