代码搜索结果

Interrupts This example application demonstrates the interrupt preemption and tail-chaining capabilities of Cortex-M3 microprocessor and NVIC. Nested interrupts are synthesized when the interrup

//***************************************************************************** // // ssi_atmel.c - SSI example. // // Copyright (c) 2005,2006 Luminary Micro, Inc. All rights reserved. // // So

Interrupts This example application demonstrates the interrupt preemption and tail-chaining capabilities of Cortex-M3 microprocessor and NVIC. Nested interrupts are synthesized when the interrup

//***************************************************************************** // // ssi_atmel.c - SSI example. // // Copyright (c) 2005,2006 Luminary Micro, Inc. All rights reserved. // // So

; THIS PROGRAM IS PROVIDED "AS IS". TI MAKES NO WARRANTIES OR ; REPRESENTATIONS, EITHER EXPRESS, IMPLIED OR STATUTORY, ; INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS ; FOR A PARTI

/* ; ----------------------------------------------------------------------- ; File: cpuspl_a.s - Fujitsu SPARCLite CPU specific low level routines ; ; uC/OS Real-time multitasking kernel for the

/* A module of ASYNCx.LIB version 1.20 */ #include /* calloc, free, and malloc */ #include /* MK_FP and port I/O */ #include "asyncdef.h" #define peekl(a,b) (*((lon

/* * Copyright 2003 by Texas Instruments Incorporated. * All rights reserved. Property of Texas Instruments Incorporated. * Restricted rights to use, duplicate or disclose this code are *

;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| ;Filename: f2407.h | ;

intrflush