代码搜索结果

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}

This is an internal working file generated by the Source Browser. 17:18 44s G:\AEA\Electronic Design\MyProgram\信号源\Debug\Obj\7290.pbi G:\AEA\Electronic Design\MyProgram\信号源\Debug\Obj\LCD.pbi G:\AE

This is an internal working file generated by the Source Browser. 22:59 26s M:\Electronic Design\MyProgram\PWM\test.c M:\Electronic Design\MyProgram\PWM\test.c -o M:\Electronic Design\MyProgram\P

中国网盟 www.wangmeng.cn

This is an internal working file generated by the Source Browser. 12:42 15s E:\g盘\AEA\Electronic Design\MyProgram\DAC12_sin\Debug\Obj\dac12.pbi E:\g盘\AEA\Electronic Design\MyProgram\DAC12_sin\Debug

---- Checkpoint Tool Report File ---- ********************************* Map checkpoint failed. Design's logic delay (54 percent of total delay) exceeds the 50 percent limit set in the map check

%---------------------------------------------------------------------------- % exa060603.m, for example 6.6.3; % To design IIR Butteworth bandstop DF by analog-lowpass, % -------------------------

%****************************************************************** %* * %* Objective: This program is designed to aide the components. * %* design of Image Disponal Progra

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3} { "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info:

# Xilinx CORE Generator 6.1i # Username = Administrador # COREGenPath = C:\Winapp\Xilinx\coregen # ProjectPath = E:\VHDL\PFCarrera\FPGA\Coregen # ExpandedProjectPath = E:\VHDL\PFCarrera\FPGA\Coregen #